FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd

 

LFXP2-8E-5FTN256I

Manufacturer Part NumberLFXP2-8E-5FTN256I
DescriptionFPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd
ManufacturerLattice
LFXP2-8E-5FTN256I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5FTN256I

Number Of Macrocells8000Number Of Programmable I/os201
Data Ram Size226304Supply Voltage (max)1.26 V
Maximum Operating Temperature+ 100 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTSupply Voltage (min)1.14 V
Package / CaseFTBGA-256Number Of Logic Elements/cells*
Number Of Labs/clbs*Total Ram Bits226304
Number Of I /o201Number Of Gates-
Voltage - Supply1.14 V ~ 1.26 VMounting Type*
Operating Temperature-40°C ~ 100°CPackage256FTBGA
Family NameLatticeXP2Device Logic Units8000
Typical Operating Supply Voltage1.2 VMaximum Number Of User I/os201
Ram Bits226304Re-programmability SupportYes
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 60/341

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
Programming and Erase Flash Supply Current
Symbol
I
Core Power Supply Current
CC
I
Auxiliary Power Supply Current
CCAUX
I
PLL Power Supply Current (per PLL)
CCPLL
I
Bank Power Supply Current (per Bank)
CCIO
I
V
Power Supply Current
CCJ
CCJ
1. For further information on supply current, please see TN1139,
2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V
3. Frequency 0 MHz (excludes dynamic power from FPGA operation).
4. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O con-
figuration.
5. Bypass or decoupling capacitor across the supply.
6. T
= 25°C, power supplies at nominal voltage.
J
7. In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual
auxiliary supply current is the sum of I
auxiliary power supply.
8. When programming via JTAG.
Over Recommended Operating Conditions
Parameter
Device
XP2-5
XP2-8
XP2-17
XP2-30
XP2-40
XP2-5
XP2-8
7
XP2-17
XP2-30
XP2-40
8
Power Estimation and Management for LatticeXP2
and I
. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the
CCAUX
CCPLL
3-5
DC and Switching Characteristics
LatticeXP2 Family Data Sheet
1, 2, 3, 4, 5
Typical
6
(25°C, Max. Supply)
17
21
28
36
50
64
66
83
87
88
0.1
5
14
Devices.
or GND.
CCIO
Units
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA