FPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano

A3PN125-ZVQG100

Manufacturer Part NumberA3PN125-ZVQG100
DescriptionFPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano
ManufacturerActel
A3PN125-ZVQG100 datasheet
 

Specifications of A3PN125-ZVQG100

Processor SeriesA3PN125CoreIP Core
Number Of Macrocells1024Maximum Operating Frequency350 MHz
Number Of Programmable I/os71Data Ram Size36 Kbit
Delay Time1.02 nsSupply Voltage (max)3.3 V
Supply Current2 mAMaximum Operating Temperature+ 70 C
Minimum Operating Temperature- 20 CDevelopment Tools By SupplierAGLN-Nano-Kit, AGLN-Z-Nano-Kit, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FloasPro 4, FlashPro 3, FlashPro Lite
Mounting StyleSMD/SMTSupply Voltage (min)1.5 V
Number Of Gates125 KPackage / CaseVQFP-100
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 43/106

Download datasheet (4Mb)Embed
PrevNext
Table 2-37 • 3.3 V LVCMOS Wide Range High Slew
Commercial-Case Conditions: T
Software Default Load at 35 pF for A3PN020, A3PN015, A3PN010
Equivalent
Software
Default
Drive
Drive
Strength
Speed
1
Strength
Option
Grade
t
DOUT
100 µA
2 mA
Std.
0.60
–1
0.51
–2
0.45
100 µA
4 mA
Std.
0.60
–1
0.51
–2
0.45
100 µA
6 mA
Std.
0.60
–1
0.51
–2
0.45
100 µA
8 mA
Std.
0.60
–1
0.51
–2
0.45
Notes:
1. Note that 3.3 V LVCMOS wide range is applicable to 100 µA drive strength only. The configuration will not operate at the
equivalent software default drive strength. These values are for normal ranges only.
2. For specific junction temperature and voltage supply levels, refer to
3. Software default selection highlighted in gray.
= 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V
J
t
t
t
t
t
t
DP
DIN
PY
PYS
EOUT
ZL
5.23
0.04
1.57
2.18
0.43
5.23
4.45
0.04
1.33
1.85
0.36
4.45
3.90
0.03
1.17
1.62
0.32
3.90
5.23
0.04
1.57
2.18
0.43
5.23
4.45
0.04
1.33
1.85
0.36
4.45
3.90
0.03
1.17
1.62
0.32
3.90
3.94
0.04
1.57
2.18
0.43
3.94
3.35
0.04
1.33
1.85
0.36
3.35
2.94
0.03
1.17
1.62
0.32
2.94
3.94
0.04
1.57
2.18
0.43
3.94
3.35
0.04
1.33
1.85
0.36
3.35
2.94
0.03
1.17
1.62
0.32
2.94
Table 2-6 on page 2-5
R e v i s i o n 8
ProASIC3 nano Flash FPGAs
t
t
t
Units
ZH
LZ
HZ
4.37
3.25
3.56
ns
3.71
2.77
3.03
ns
3.26
2.43
2.66
ns
4.37
3.25
3.56
ns
3.71
2.77
3.03
ns
3.26
2.43
2.66
ns
3.16
3.72
4.35
ns
2.69
3.16
3.70
ns
2.36
2.78
3.25
ns
3.16
3.72
4.35
ns
2.69
3.16
3.70
ns
2.36
2.78
3.25
ns
for derating values.
2- 29