FPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano

A3PN125-ZVQG100

Manufacturer Part NumberA3PN125-ZVQG100
DescriptionFPGA - Field Programmable Gate Array 125K System Gates ProASIC3 nano
ManufacturerActel
A3PN125-ZVQG100 datasheet
 

Specifications of A3PN125-ZVQG100

Processor SeriesA3PN125CoreIP Core
Number Of Macrocells1024Maximum Operating Frequency350 MHz
Number Of Programmable I/os71Data Ram Size36 Kbit
Delay Time1.02 nsSupply Voltage (max)3.3 V
Supply Current2 mAMaximum Operating Temperature+ 70 C
Minimum Operating Temperature- 20 CDevelopment Tools By SupplierAGLN-Nano-Kit, AGLN-Z-Nano-Kit, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FloasPro 4, FlashPro 3, FlashPro Lite
Mounting StyleSMD/SMTSupply Voltage (min)1.5 V
Number Of Gates125 KPackage / CaseVQFP-100
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 78/106

Download datasheet (4Mb)Embed
PrevNext
ProASIC3 nano DC and Switching Characteristics
Table 2-75 • RAM512X18
Commercial-Case Conditions: T
Parameter
t
Address setup time
AS
t
Address hold time
AH
t
REN_B, WEN_B setup time
ENS
t
REN_B, WEN_B hold time
ENH
t
Input data (DI) setup time
DS
t
Input data (DI) hold time
DH
t
Clock HIGH to new data valid on DO (output retained, WMODE = 0)
CKQ1
t
Clock HIGH to new data valid on DO (pipelined)
CKQ2
t
Address collision clk-to-clk delay for reliable read access after write on same
C2CRWH
address; applicable to opening edge
t
Address collision clk-to-clk delay for reliable write access after read on same
C2CWRH
address; applicable to opening edge
t
RESET_B LOW to data out LOW on DO (flow-through)
RSTBQ
RESET_B LOW to data out LOW on DO (pipelined)
t
RESET_B removal
REMRSTB
t
RESET_B recovery
RECRSTB
t
RESET_B minimum pulse width
MPWRSTB
t
Clock cycle time
CYC
F
Maximum frequency
MAX
Note:
For specific junction temperature and voltage supply levels, refer to
derating values.
2- 64
= 70°C, Worst-Case VCC = 1.425 V
J
Description
Table 2-6 on page 2-5
R e visio n 8
–2
–1
Std. Units
0.25 0.28 0.33
ns
0.00 0.00 0.00
ns
0.09 0.10 0.12
ns
0.06 0.07 0.08
ns
0.18 0.21 0.25
ns
0.00 0.00 0.00
ns
2.16 2.46 2.89
ns
0.90 1.02 1.20
ns
0.50 0.43 0.38
ns
0.59 0.50 0.44
ns
0.92 1.05 1.23
ns
0.92 1.05 1.23
ns
0.29 0.33 0.38
ns
1.50 1.71 2.01
ns
0.21 0.24 0.29
ns
3.23 3.68 4.32
ns
310
272
231 MHz
for