LFXP2-8E-5TN144I | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5TN144I |
| Description | FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd |
| Manufacturer | Lattice |
| LFXP2-8E-5TN144I datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Number Of Macrocells | 8000 | Number Of Programmable I/os | 100 |
| Data Ram Size | 226304 | Supply Voltage (max) | 1.26 V |
| Maximum Operating Temperature | + 100 C | Minimum Operating Temperature | - 40 C |
| Mounting Style | SMD/SMT | Supply Voltage (min) | 1.14 V |
| Package / Case | TQFP-144 | Number Of Logic Elements/cells | * |
| Number Of Labs/clbs | * | Total Ram Bits | 226304 |
| Number Of I /o | 100 | Number Of Gates | - |
| Voltage - Supply | 1.14 V ~ 1.26 V | Mounting Type | * |
| Operating Temperature | -40°C ~ 100°C | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
Table 10-2. EBR-based Single Port Memory Port Definitions
Port Name in
Generated Module
Clock
ClockEn
Address
Data
Q
WE
Reset
—
Reset (or RST) resets only the input and output registers of the RAM. It does not reset the contents of the memory.
Chip Select (CS) is a useful port in the EBR primitive when multiple cascaded EBR blocks are required by the
memory. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus,
so it can cascade eight memories easily. If the memory size specified by the user requires more than eight EBR
blocks, the ispLEVER software automatically generates the additional address decoding logic, which is imple-
mented in the PFU (external to the EBR blocks).
Each EBR block consists of 18,432 bits of RAM. The values for x (address) and y (data) for each EBR block for the
devices are listed in Table 10-3.
Table 10-3. Single Port Memory Sizes for 16K Memories for LatticeXP2
Single Port
Memory Size
16K x 1
8K x 2
4K x 4
2K x 9
1K x 18
512 x 36
Table 10-4 shows the various attributes available for the Single Port Memory (RAM_DQ). Some of these attributes
are user-selectable through the IPexpress GUI. For detailed attribute definitions, refer to Appendix A.
Port Name in the
EBR Block Primitive
Description
CLK
Clock
CE
Clock Enable
AD[x:0]
Address Bus
DI[y:0]
Data In
DO[y:0]
Data Out
WE
Write Enable
RST
Reset
CS[2:0]
Chip Select
Input Data
Output Data
DI
DO
DI[1:0]
DO[1:0]
DI[3:0]
DO[3:0]
DI[8:0]
DO[8:0]
DI[17:0]
DO[17:0]
DI[35:0]
DO[35:0]
10-7
LatticeXP2 Memory Usage Guide
Active State
Rising Clock Edge
Active High
—
—
—
Active High
Active High
—
Address [MSB:LSB]
AD[13:0]
AD[12:0]
AD[11:0]
AD[10:0]
AD[9:0]
AD[8:0]
Related parts for LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd | Lattice |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd | Lattice |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 100I/O 144TQFP | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 201I/O 256FTBGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 201I/O 256-BGA | Lattice |
|
