LFXP2-8E-5TN144I

Manufacturer Part NumberLFXP2-8E-5TN144I
DescriptionFPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
ManufacturerLattice
LFXP2-8E-5TN144I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5TN144I

Number Of Macrocells8000Number Of Programmable I/os100
Data Ram Size226304Supply Voltage (max)1.26 V
Maximum Operating Temperature+ 100 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTSupply Voltage (min)1.14 V
Package / CaseTQFP-144Number Of Logic Elements/cells*
Number Of Labs/clbs*Total Ram Bits226304
Number Of I /o100Number Of Gates-
Voltage - Supply1.14 V ~ 1.26 VMounting Type*
Operating Temperature-40°C ~ 100°CLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
Page 151
152
Page 152
153
Page 153
154
Page 154
155
Page 155
156
Page 156
157
Page 157
158
Page 158
159
Page 159
160
Page 160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 157/341

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
Table 10-2. EBR-based Single Port Memory Port Definitions
Port Name in
Generated Module
Clock
ClockEn
Address
Data
Q
WE
Reset
Reset (or RST) resets only the input and output registers of the RAM. It does not reset the contents of the memory.
Chip Select (CS) is a useful port in the EBR primitive when multiple cascaded EBR blocks are required by the
memory. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus,
so it can cascade eight memories easily. If the memory size specified by the user requires more than eight EBR
blocks, the ispLEVER software automatically generates the additional address decoding logic, which is imple-
mented in the PFU (external to the EBR blocks).
Each EBR block consists of 18,432 bits of RAM. The values for x (address) and y (data) for each EBR block for the
devices are listed in Table 10-3.
Table 10-3. Single Port Memory Sizes for 16K Memories for LatticeXP2
Single Port
Memory Size
16K x 1
8K x 2
4K x 4
2K x 9
1K x 18
512 x 36
Table 10-4 shows the various attributes available for the Single Port Memory (RAM_DQ). Some of these attributes
are user-selectable through the IPexpress GUI. For detailed attribute definitions, refer to Appendix A.
Port Name in the
EBR Block Primitive
Description
CLK
Clock
CE
Clock Enable
AD[x:0]
Address Bus
DI[y:0]
Data In
DO[y:0]
Data Out
WE
Write Enable
RST
Reset
CS[2:0]
Chip Select
Input Data
Output Data
DI
DO
DI[1:0]
DO[1:0]
DI[3:0]
DO[3:0]
DI[8:0]
DO[8:0]
DI[17:0]
DO[17:0]
DI[35:0]
DO[35:0]
10-7
LatticeXP2 Memory Usage Guide
Active State
Rising Clock Edge
Active High
Active High
Active High
Address [MSB:LSB]
AD[13:0]
AD[12:0]
AD[11:0]
AD[10:0]
AD[9:0]
AD[8:0]