LFXP2-8E-5TN144I | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5TN144I |
| Description | FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd |
| Manufacturer | Lattice |
| LFXP2-8E-5TN144I datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Number Of Macrocells | 8000 | Number Of Programmable I/os | 100 |
| Data Ram Size | 226304 | Supply Voltage (max) | 1.26 V |
| Maximum Operating Temperature | + 100 C | Minimum Operating Temperature | - 40 C |
| Mounting Style | SMD/SMT | Supply Voltage (min) | 1.14 V |
| Package / Case | TQFP-144 | Number Of Logic Elements/cells | * |
| Number Of Labs/clbs | * | Total Ram Bits | 226304 |
| Number Of I /o | 100 | Number Of Gates | - |
| Voltage - Supply | 1.14 V ~ 1.26 V | Mounting Type | * |
| Operating Temperature | -40°C ~ 100°C | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
LatticeXP2 Memory Usage Guide
Availability of TAG Memory
TAG memory is available most of time on the Slave SPI interface with the following exceptions:
• When the SRAM fuses are being accessed by the JTAG port, Slave SPI interface or refreshing
• When the other Flash cells are being accessed through the JTAG port or Slave SPI interface
• While JTAG BSCAN testing is taking place
• The Slave SPI interface is disabled with the persistent fuse programmed (set to off)
AC Timing
• 25 MHz maximum CLK
• 5 uS minimum read command delay
• 2 mS minimum delay from VCCmin to shifting in the first command
Programming Timing
• 1 sec. maximum erase time
• 5 mS maximum programming time
Programming via the JTAG Interface
.VME files can be generated for the ispVM System software which only programs the TAG memory. These .VME
files are handled according to the standard ispVME flow.
Initializing Memory
In the EBR based ROM or RAM memory modes and the PFU based ROM memory mode, it is possible to specify
the power-on state of each bit in the memory array. Each bit in the memory array can have one of two values: 0 or
1.
Initialization File Format
The initialization file is an ASCII file, which users can create or edit using any ASCII editor. IPexpress supports
three types of memory file formats:
• Binary file
• Hex File
• Addressed Hex
The file name for the memory initialization file is *.mem (<file_name>.mem). Each row depicts the value to be
stored in a particular memory location and the number of characters (or the number of columns) represents the
number of bits for each address (or the width of the memory module).
The Initialization File is primarily used for configuring the ROMs. The EBR in RAM mode can optionally use this Ini-
tialization File also to preload the memory contents.
The TAG memory uses hex or binary non-addressed files. Since it is a SPI, it cannot use the addressed hex file.
10-50
Related parts for LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd | Lattice |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd | Lattice |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 100I/O 144TQFP | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 201I/O 256FTBGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 201I/O 256-BGA | Lattice |
|
