LFXP2-8E-5TN144I | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5TN144I |
| Description | FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd |
| Manufacturer | Lattice |
| LFXP2-8E-5TN144I datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Number Of Macrocells | 8000 | Number Of Programmable I/os | 100 |
| Data Ram Size | 226304 | Supply Voltage (max) | 1.26 V |
| Maximum Operating Temperature | + 100 C | Minimum Operating Temperature | - 40 C |
| Mounting Style | SMD/SMT | Supply Voltage (min) | 1.14 V |
| Package / Case | TQFP-144 | Number Of Logic Elements/cells | * |
| Number Of Labs/clbs | * | Total Ram Bits | 226304 |
| Number Of I /o | 100 | Number Of Gates | - |
| Voltage - Supply | 1.14 V ~ 1.26 V | Mounting Type | * |
| Operating Temperature | -40°C ~ 100°C | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
Figure 11-34. IDDRX2B Waveform
CLK at I/O
P0
DDR DATA at I/O
ECLK (shifted 90 deg)
P0
DDR DATA at IDDRX2B
A
B
XX
XX
C
D/E
F/G
SCLK
QB1
QA1
QB0
QB1
ODDRXC
This is the DDR output module. This primitive will input two data streams and mux them together to generate a sin-
gle stream of data going to the sysIO™ buffer. The CLK to this module can be connected to the edge clock or to the
FPGA clock. This primitive is also used for when DDR function is required for the tristate signal.
Figure 11-35 shows the primitive symbol for the ODDRXC mode.
Figure 11-35. ODDRXC Symbol
Table 11-9 lists the port names and descriptions for the ODDRXC primitive.
LatticeXP2 High-Speed I/O Interface
P2
N0
P1
N1
N0
P1
N1
P2
P1
P0
N1
N0
P1
P0
P1/N1
XX
P0/N0
XX
P0/N0
XX
XX
XX
XX
ODDRXC
CLK
Q
DA
DB
RST
11-29
N2
P3
N3
P4
N2
P3
N4
N3
P4
P2
P3
P4
N2
N3
P2
P3
P2/N2
P3/N3
P1/N1
P2/N2
P0
P1
N0
N1
N4
P4
P2
P3
N2
N3
Related parts for LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd | Lattice |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd | Lattice |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 100I/O 144TQFP | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 201I/O 256FTBGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 201I/O 256-BGA | Lattice |
|
