LFXP2-8E-5TN144I

Manufacturer Part NumberLFXP2-8E-5TN144I
DescriptionFPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
ManufacturerLattice
LFXP2-8E-5TN144I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of LFXP2-8E-5TN144I

Number Of Macrocells8000Number Of Programmable I/os100
Data Ram Size226304Supply Voltage (max)1.26 V
Maximum Operating Temperature+ 100 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTSupply Voltage (min)1.14 V
Package / CaseTQFP-144Number Of Logic Elements/cells*
Number Of Labs/clbs*Total Ram Bits226304
Number Of I /o100Number Of Gates-
Voltage - Supply1.14 V ~ 1.26 VMounting Type*
Operating Temperature-40°C ~ 100°CLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
Page 291
292
Page 292
293
Page 293
294
Page 294
295
Page 295
296
Page 296
297
Page 297
298
Page 298
299
Page 299
300
Page 300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 297/341

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
Tag Memory
The TAG Memory is a block of Flash memory which is always available for read or write (programming in Flash
terms) through the Slave SPI port. The LatticeXP2 can be in user mode or an un-programmed state (blank device),
independent of the CFG[1:0] pin setting. The only exceptions would be when the LatticeXP2 is in BSCAN test or in
direct programming mode. During these modes the SPI interface is unavailable because the I/O is under BSCAN
control.
The TAG memory is also available through the JTAG port.
Table 14-10 shows the amount of Tag memory available in each LatticeXP2 device. Each LatticeXP2 device has
one dedicated row of TAG memory.
Table 14-10. LatticeXP2 Family TAG Memory
Device Density
XP2-5
XP2-8
XP2-17
XP2-30
XP2-40
Note: The Initial Power on Value (INITVAL) for all Flash cells is all 1's.
The TAG memory has the following features and limitations.
• Each row of TAG memory is limited to sequential access only. Once the read command is specified, the entire
TAG memory contents are read sequentially in a first-in-first-out manner.
• Data access speed is limited by the speed of the TAG memory which is Flash based.
• The TAG memory comes from the factory erased. It will retain the user assigned value after programming even
during power off periods.
• The TAG memory can be read or written using the hardwired JTAG and SPI interface pins.
• The TAG memory is ready to use upon power-up of the LatticeXP2. It does not need any software IP or design
loaded into the device to access the TAG memory via the hardwired interface.
• The TAG memory can also be read and modified from the FPGA core logic using the slave-SPI CIB interface
2
pins to emulate an I
C port.
• The TAG memory is always accessible regardless of the security setting of the device.
The TAG memory is designed for storing typically “static” data - data that is not likely to change. This TAG memory
can take the place of an EEPROM or simple Flash memory on the PCB which might be used for the following sys-
tem management and manufacturing control information (listed as examples only):
• Saving Electronic ID codes
• Version management
• Date stamping
• Manufacturing version control
• Asset management and tracking
• System calibration settings
• Device serialization and/or inventory control.
LatticeXP2 sysCONFIG Usage Guide
Tag Memory (Bits)
Tag Memory (Bytes)
632
79
768
96
2184
273
2640
330
3384
423
14-15

Related parts for LFXP2-8E-5TN144I

Part Number DescriptionManufacturer Datasheet
LFXP2-8E-5TN144C  LFXP2-8E-5TN144C FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd Lattice
LFXP2-8E-5FTN256C  LFXP2-8E-5FTN256C IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 LATTICE SEMICONDUCTOR
LFXP2-8E-5QN208C  LFXP2-8E-5QN208C IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 LATTICE SEMICONDUCTOR
LFXP2-8E-5FTN256I  LFXP2-8E-5FTN256I FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd Lattice
  LFXP2-8E-7TN144C FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP LATTICE SEMICONDUCTOR
LFXP2-8E-7FT256C  LFXP2-8E-7FT256C FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd Lattice
  LFXP2-8E-6QN208C IC DSP 8KLUTS 146I/O 208PQFP Lattice
  LFXP2-8E-6TN144C IC DSP 8KLUTS 100I/O 144TQFP Lattice
  LFXP2-8E-6MN132C IC DSP 8KLUTS 86I/O 132CSBGA Lattice
  LFXP2-8E-5MN132I IC DSP 8KLUTS 86I/O 132CSBGA Lattice
  LFXP2-8E-5QN208I IC DSP 8KLUTS 146I/O 208PQFP Lattice
  LFXP2-8E-6FTN256C IC DSP 8KLUTS 201I/O 256FTBGA Lattice
  LFXP2-8E-5MG132C IC FPGA 8KLUTS 86I/O 132-BGA Lattice
  LFXP2-8E-5M132I IC FPGA 8KLUTS 86I/O 132-BGA Lattice
  LFXP2-8E-5FT256C IC FPGA 8KLUTS 201I/O 256-BGA Lattice