LFXP2-8E-5TN144I | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5TN144I |
| Description | FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd |
| Manufacturer | Lattice |
| LFXP2-8E-5TN144I datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Number Of Macrocells | 8000 | Number Of Programmable I/os | 100 |
| Data Ram Size | 226304 | Supply Voltage (max) | 1.26 V |
| Maximum Operating Temperature | + 100 C | Minimum Operating Temperature | - 40 C |
| Mounting Style | SMD/SMT | Supply Voltage (min) | 1.14 V |
| Package / Case | TQFP-144 | Number Of Logic Elements/cells | * |
| Number Of Labs/clbs | * | Total Ram Bits | 226304 |
| Number Of I /o | 100 | Number Of Gates | - |
| Voltage - Supply | 1.14 V ~ 1.26 V | Mounting Type | * |
| Operating Temperature | -40°C ~ 100°C | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
ispVM System and ispVME takes care of the detail to program the SPI Flash devices via the JTAG port. The detail
task is shown in the waveform diagram on on
Table 17-7. Description of the Hare-wired JTAG SPI Flash Programming IP
Block #
Title
1
Reset JTAG Port
The standard method to set the JTAG state machine to a known state.
Shift in the PROGRAM_SPI instruction (OPCODE = 0x0X). Indicate bit 0 first shifting direction.
2
Send Instruction
3
Connect
The 4-pin JTAG port is connected to the 4-pin SPI interface. SLCK following TCK indicate
connection is made.
4
Repeat
Loop around to erase by sectors and programming by pages.
5
Shift Data
Send in the command to erase a sector or shift in one page of programming data. The FPGA
respond by driving the CSSPIN pin to low to gate on SCLK, SPID0, and SISPI.
6
Burn Time Delay
Drive the CSSPIN to high to command the SPI Flash device to start the erase or program-
ming action. Wait for the required erase or programming delay time then poll the complete
status. Consult the SPI Flash datasheet for the polling method required.
Figure 17-4. Waveform Diagram of the Hare-wired JTAG SPI Flash Programming IP
1
TLR
RTI DRS IRS CIR
???
???
TLR
RTI DRS IRS CTR
5
TCK
TMS
TDI
TDO
CCSPIN
SCLK
SIPI
SPISO
References
• Lattice Technical Note TN1087,
• Lattice Technical Note TN1141,
• Lattice Technical Note TN1142,
Description
3
2
SIR
UIR RTI DRS CDR
E1IR
STR
UIR RTI DRS CDR
E1IR
7
Minimizing System Interruption During Configuration Using TransFR Technology
LatticeXP2 sysCONFIG Usage Guide
LatticeXP2 Configuration Encryption and Security Usage Guide
17-15
LatticeXP2 Dual Boot Feature
4
SDR
PDR
E1DR
E2DR
SDR
PDR
IRS TLR
E2DR UDR DRS
E1DR
N-1
N-1
6
5
Related parts for LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd | Lattice |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd | Lattice |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 100I/O 144TQFP | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 201I/O 256FTBGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 201I/O 256-BGA | Lattice |
|
