LFXP2-8E-5TN144I

Manufacturer Part NumberLFXP2-8E-5TN144I
DescriptionFPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
ManufacturerLattice
LFXP2-8E-5TN144I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5TN144I

Number Of Macrocells8000Number Of Programmable I/os100
Data Ram Size226304Supply Voltage (max)1.26 V
Maximum Operating Temperature+ 100 CMinimum Operating Temperature- 40 C
Mounting StyleSMD/SMTSupply Voltage (min)1.14 V
Package / CaseTQFP-144Number Of Logic Elements/cells*
Number Of Labs/clbs*Total Ram Bits226304
Number Of I /o100Number Of Gates-
Voltage - Supply1.14 V ~ 1.26 VMounting Type*
Operating Temperature-40°C ~ 100°CLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 83/341

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
LatticeXP2 sysCONFIG Port Timing Specifications
Parameter
sysCONFIG POR, Initialization and Wake Up
t
Minimum Vcc to INITN High
ICFG
t
Time from t
to valid Master CCLK
VMC
ICFG
t
PROGRAMN Pin Pulse Rejection
PRGMRJ
t
PROGRAMN Low Time to Start Configuration
PRGM
1
t
PROGRAMN High to INITN High Delay
DINIT
t
Delay Time from PROGRAMN Low to INITN Low
DPPINIT
t
Delay Time from PROGRAMN Low to DONE Low
DPPDONE
t
User I/O Disable from PROGRAMN Low
IODISS
t
User I/O Enabled Time from CCLK Edge During Wake-up Sequence
IOENSS
t
Additional Wake Master Clock Signals after DONE Pin High
MWC
sysCONFIG SPI Port (Master)
t
INITN High to CCLK Low
CFGX
t
INITN High to CSSPIN Low
CSSPI
t
CCLK Low before CSSPIN Low
CSCCLK
t
CCLK Low to Output Valid
SOCDO
t
CSSPIN[0:1] Low to First CCLK Edge Setup Time
CSPID
f
Max CCLK Frequency
MAXSPI
t
SOSPI Data Setup Time Before CCLK
SUSPI
t
SOSPI Data Hold Time After CCLK
HSPI
sysCONFIG SPI Port (Slave)
f
Slave CCLK Frequency
MAXSPIS
t
Rise and Fall Time
RF
t
Falling Edge of CCLK to SOSPI Active
STCO
t
Falling Edge of CCLK to SOSPI Disable
STOZ
t
Data Setup Time (SISPI)
STSU
t
Data Hold Time (SISPI)
STH
t
CCLK Clock Pulse Width, High
STCKH
t
CCLK Clock Pulse Width, Low
STCKL
t
Falling Edge of CCLK to Valid SOSPI Output
STVO
t
CSSPISN High Time
SCS
t
CSSPISN Setup Time
SCSS
t
CSSPISN Hold Time
SCSH
1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.
Over Recommended Operating Conditions
Description
3-28
DC and Switching Characteristics
LatticeXP2 Family Data Sheet
Min
Max
50
2
12
50
1
50
50
35
25
0
1
2
0
15
2cyc
600+6cyc
20
7
10
25
50
20
20
8
10
0.02
200
0.02
200
20
25
25
25
Units
ms
µs
ns
ns
ms
ns
ns
ns
ns
Cycles
µs
µs
ns
ns
ns
MHz
ns
ns
MHz
mV/ns
ns
ns
ns
ns
µs
µs
ns
ns
ns
ns