LFXP2-8E-5TN144I | |
|---|---|
| Manufacturer Part Number | LFXP2-8E-5TN144I |
| Description | FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd |
| Manufacturer | Lattice |
| LFXP2-8E-5TN144I datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Number Of Macrocells | 8000 | Number Of Programmable I/os | 100 |
| Data Ram Size | 226304 | Supply Voltage (max) | 1.26 V |
| Maximum Operating Temperature | + 100 C | Minimum Operating Temperature | - 40 C |
| Mounting Style | SMD/SMT | Supply Voltage (min) | 1.14 V |
| Package / Case | TQFP-144 | Number Of Logic Elements/cells | * |
| Number Of Labs/clbs | * | Total Ram Bits | 226304 |
| Number Of I /o | 100 | Number Of Gates | - |
| Voltage - Supply | 1.14 V ~ 1.26 V | Mounting Type | * |
| Operating Temperature | -40°C ~ 100°C | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
PrevNext
Lattice Semiconductor
LatticeXP2 sysCONFIG Port Timing Specifications
Parameter
sysCONFIG POR, Initialization and Wake Up
t
Minimum Vcc to INITN High
ICFG
t
Time from t
to valid Master CCLK
VMC
ICFG
t
PROGRAMN Pin Pulse Rejection
PRGMRJ
t
PROGRAMN Low Time to Start Configuration
PRGM
1
t
PROGRAMN High to INITN High Delay
DINIT
t
Delay Time from PROGRAMN Low to INITN Low
DPPINIT
t
Delay Time from PROGRAMN Low to DONE Low
DPPDONE
t
User I/O Disable from PROGRAMN Low
IODISS
t
User I/O Enabled Time from CCLK Edge During Wake-up Sequence
IOENSS
t
Additional Wake Master Clock Signals after DONE Pin High
MWC
sysCONFIG SPI Port (Master)
t
INITN High to CCLK Low
CFGX
t
INITN High to CSSPIN Low
CSSPI
t
CCLK Low before CSSPIN Low
CSCCLK
t
CCLK Low to Output Valid
SOCDO
t
CSSPIN[0:1] Low to First CCLK Edge Setup Time
CSPID
f
Max CCLK Frequency
MAXSPI
t
SOSPI Data Setup Time Before CCLK
SUSPI
t
SOSPI Data Hold Time After CCLK
HSPI
sysCONFIG SPI Port (Slave)
f
Slave CCLK Frequency
MAXSPIS
t
Rise and Fall Time
RF
t
Falling Edge of CCLK to SOSPI Active
STCO
t
Falling Edge of CCLK to SOSPI Disable
STOZ
t
Data Setup Time (SISPI)
STSU
t
Data Hold Time (SISPI)
STH
t
CCLK Clock Pulse Width, High
STCKH
t
CCLK Clock Pulse Width, Low
STCKL
t
Falling Edge of CCLK to Valid SOSPI Output
STVO
t
CSSPISN High Time
SCS
t
CSSPISN Setup Time
SCSS
t
CSSPISN Hold Time
SCSH
1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.
Over Recommended Operating Conditions
Description
3-28
DC and Switching Characteristics
LatticeXP2 Family Data Sheet
Min
Max
—
50
—
2
—
12
50
—
—
1
—
50
—
50
—
35
—
25
0
—
—
1
—
2
0
—
—
15
2cyc
600+6cyc
—
20
7
—
10
—
—
25
50
—
—
20
—
20
8
—
10
—
0.02
200
0.02
200
—
20
25
—
25
—
25
—
Units
ms
µs
ns
ns
ms
ns
ns
ns
ns
Cycles
µs
µs
ns
ns
ns
MHz
ns
ns
MHz
mV/ns
ns
ns
ns
ns
µs
µs
ns
ns
ns
ns
Related parts for LFXP2-8E-5TN144I | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd | Lattice |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, FTBGA-256 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208 | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd | Lattice |
|
|
|
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP | LATTICE SEMICONDUCTOR |
|
|
|
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 100I/O 144TQFP | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 86I/O 132CSBGA | Lattice |
|
|
|
IC DSP 8KLUTS 146I/O 208PQFP | Lattice |
|
|
|
IC DSP 8KLUTS 201I/O 256FTBGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 86I/O 132-BGA | Lattice |
|
|
|
IC FPGA 8KLUTS 201I/O 256-BGA | Lattice |
|
