XC6VLX130T-L1FFG484C Xilinx Inc, XC6VLX130T-L1FFG484C Datasheet - Page 5

no-image

XC6VLX130T-L1FFG484C

Manufacturer Part Number
XC6VLX130T-L1FFG484C
Description
IC FPGA VIRTEX 6 128K 484FFGBGA
Manufacturer
Xilinx Inc
Series
Virtex™ 6 LXTr
Datasheet

Specifications of XC6VLX130T-L1FFG484C

Number Of Logic Elements/cells
128000
Number Of Labs/clbs
10000
Total Ram Bits
9732096
Number Of I /o
240
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6VLX130T-L1FFG484C
Manufacturer:
XILINX
Quantity:
364
Part Number:
XC6VLX130T-L1FFG484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6VLX130T-L1FFG484C
Manufacturer:
XILINX
0
Part Number:
XC6VLX130T-L1FFG484C
Quantity:
1 863
Virtex-6 Family Overview
Clock Management
Each Virtex-6 FPGA has up to nine clock management tiles (CMTs), each consisting of two mixed-mode clock managers
(MMCMs), which are PLL based.
Phase-Locked Loop
The MMCM can serve as a frequency synthesizer for a wider range of frequencies and as a jitter filter for incoming clocks.
The heart of the MMCM is a voltage-controlled oscillator (VCO) with a frequency from 600 MHz up to 1600 MHz, spanning
more than one octave. There are three sets of programmable frequency dividers (D, M, and O).
The pre-divider D (programmable by configuration) reduces the input frequency and feeds one input of the traditional PLL
phase/frequency comparator. The feedback divider (programmable by configuration) acts as a multiplier because it divides
the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately
to keep the VCO within its specified frequency range.
The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to
drive one of the seven output dividers, O0 to O6 (each programmable by configuration to divide by any integer from 1 to 128).
MMCM Programmable Features
The MMCM has three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-bandwidth mode has
the best jitter attenuation but not the smallest phase offset. High-bandwidth mode has the best phase offset, but not the best
jitter attenuation. Optimized mode allows the tools to find the best setting.
The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional
counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8.
The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At
600 MHz the phase-shift timing increment is 30 ps; at 1600 MHz, it is 11.5 ps.
Clock Distribution
Each Virtex-6 FPGA provides five different types of clock lines (BUFG, BUFR, BUFIO, BUFH, and the high-performance
clock) to address the different clocking requirements of high fanout, short propagation delay, and extremely low skew.
Global Clock Lines
In each Virtex-6 FPGA, 32 global-clock lines have the highest fanout and can reach every flip-flop clock, clock enable,
set/reset, as well as many logic inputs. There are 12 global clock lines within any region. Global clock lines can be driven by
global clock buffers, which can also perform glitchless clock multiplexing and the clock enable function. Global clocks are
often driven from the CMT, which can completely eliminate the basic clock distribution delay.
Regional Clocks
Regional clocks can drive all clock destinations in their region as well as the region above and below. A region is defined as
any area that is 40 I/O and 40 CLB high and half the chip wide. Virtex-6 FPGAs have between 6 and 18 regions. There are
6 regional clock tracks in every region. Each regional clock buffer can be driven from either of four clock-capable input pins,
and its frequency can optionally be divided by any integer from 1 to 8.
I/O Clocks
I/O clocks are especially fast and serve only I/O logic and serializer/deserializer (SerDes) circuits, as described in the
I/O
Logic
section. Virtex-6 devices have a high-performance direct connection from the MMCM to the I/O directly for low-jitter,
high-performance interfaces.
DS150 (v2.2) January 28, 2010
www.xilinx.com
Advance Product Specification
5

Related parts for XC6VLX130T-L1FFG484C