STM32F101TBU6 STMicroelectronics, STM32F101TBU6 Datasheet - Page 13

no-image

STM32F101TBU6

Manufacturer Part Number
STM32F101TBU6
Description
IC ARM CORTEX MCU 128KB 36VFQFPN
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet

Specifications of STM32F101TBU6

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
36MHz
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
26
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
36-VFQFN Exposed Pad
Core
ARM Cortex M3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F101TBU6
Manufacturer:
STMicroelectronics
Quantity:
170
Part Number:
STM32F101TBU6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101TBU6
Manufacturer:
ST
0
Part Number:
STM32F101TBU6
Manufacturer:
ST
Quantity:
14 076
STM32F101x8, STM32F101xB
Figure 2.
1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
2. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz or 28 MHz.
OSC32_OUT
36 MHz.
OSC32_IN
OSC_OUT
OSC_IN
MCO
Clock tree
4-16 MHz
32.768 kHz
Main
Clock Output
HSE OSC
LSE OSC
HSI RC
8 MHz
LSI RC
40 kHz
PLLSRC
MCO
x2, x3, x4
PLLMUL
HSI
..., x16
PLLXTPRE
PLL
/2
/128
LSE
/2
LSI
RTCSEL[1:0]
/2
Doc ID 13586 Rev 14
HSE
SYSCLK
PLLCLK
HSI
PLLCLK
RTCCLK
to Independent Watchdog (IWDG)
HSI
HSE
CSS
SW
SYSCLK
36 MHz
max
to RTC
IWDGCLK
Prescaler
/1, 2..512
AHB
FLITFCLK
to Flash programming interface
/1, 2, 4, 8, 16
/1, 2, 4, 8, 16
TIM2,3, 4
If (APB1 prescaler =1) x1
else
36 MHz max
/8
Prescaler
Prescaler
APB2
APB1
Clock
Enable (3 bits)
Legend:
HSE = high-speed external clock signal
HSI = high-speed internal clock signal
LSI = low-speed internal clock signal
LSE = low-speed external clock signal
36 MHz max
36 MHz max
Peripheral Clock
Prescaler
/2, 4, 6, 8
Peripheral Clock
Enable (13 bits)
Enable (11 bits)
ADC
x2
HCLK
to AHB bus, core,
memory and DMA
FCLK Cortex
free running clock
to Cortex System timer
Peripheral Clock
Enable (3 bits)
Description
ADCCLK
TIMXCLK
PCLK1
PCLK2
to APB1
peripherals
to APB2
peripherals
to TIM2, 3
and 4
ai15104
to ADC
13/87

Related parts for STM32F101TBU6