IC FLASH 128MBIT 85NS 64EZBGA

 

RC28F128P30B85A

Manufacturer Part NumberRC28F128P30B85A
DescriptionIC FLASH 128MBIT 85NS 64EZBGA
ManufacturerNUMONYX
SeriesStrataFlash™
RC28F128P30B85A datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of RC28F128P30B85A

Format - MemoryFLASHMemory TypeFLASH
Memory Size128M (8Mx16)Speed85ns
InterfaceParallelVoltage - Supply1.7 V ~ 2 V
Operating Temperature-40°C ~ 85°CPackage / Case64-TBGA
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther names873868
873868
RC28F128P30B85
RC28F128P30B85 873868
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
Page 57/97

Download datasheet (2Mb)Embed
PrevNext
P30
Table 30: AC Read Specifications for 64/128- Mbit Densities (Sheet 2 of 2)
Num
Symbol
R108
t
Page address access
APA
R111
t
RST# high to ADV# high
phvh
Clock Specifications
R200
f
CLK frequency
CLK
R201
t
CLK period
CLK
R202
t
CLK high/low time
CH/CL
R203
t
CLK fall/rise time
FCLK/RCLK
(5,6)
Synchronous Specifications
R301
t
Address setup to CLK
AVCH/L
R302
t
ADV# low setup to CLK
VLCH/L
R303
t
CE# low setup to CLK
ELCH/L
R304
t
CLK to output valid
CHQV / tCLQV
R305
t
Output hold from CLK
CHQX
R306
t
Address hold from CLK
CHAX
R307
t
CLK to WAIT valid
CHTV
R311
t
CLK Valid to ADV# Setup
CHVL
R312
t
WAIT Hold from CLK
CHTX
Notes:
Figure 18, “AC Input/Output Reference Waveform” on page 55
1.
See
allowable input slew rate.
2.
OE# may be delayed by up to t
3.
Sampled, not 100% tested.
4.
Address hold in synchronous burst mode is t
5.
Please see the latest P30 Spec Update for synchronous burst operation with the TSOP package .
6.
Synchronous read mode is not supported with TTL level inputs.
7.
Applies only to subsequent synchronous reads.
Table 31: AC Read Specifications for 256/512-Mbit Densities (Sheet 1 of 3)
Num
Symbol
Asynchronous Specifications
R1
t
Read cycle time
AVAV
t
R2
Address to output valid
AVQV
August 2008
Order Number: 306666-12
Parameter
– t
after CE#’s falling edge without impact to t
ELQV
GLQV
or t
, whichever timing specification is satisfied first.
CHAX
VHAX
Parameter
Speed
V
= 1.8 V
CC
V
V
= 1.7 V
CC
V
256/512-Mb TSOP
packages
V
= 1.8 V
CC
V
V
= 1.7 V
CC
V
256/512-Mb TSOP
packages
Min
Max
Unit
-
25
ns
30
-
ns
-
52
MHz
TSOP
-
40
MHz
19.2
-
ns
TSOP
25
-
ns
5
-
ns
-
3
ns
9
-
ns
9
-
ns
9
-
ns
-
17
ns
3
-
ns
10
-
ns
-
17
ns
3
-
ns
3
-
ns
for timing measurements and max
ELQV.
Min
Max
Unit
– 2.0
85
-
– 2.0
88
-
ns
95
– 2.0
-
85
– 2.0
-
88
ns
-
95
Notes
1
1,3,5,6
1
1,7
1,4,7
1,7
1
1,7
Notes
Datasheet
57