SC16C550BIA44 NXP Semiconductors, SC16C550BIA44 Datasheet - Page 15

UART, 16BYTE FIFO, 16C550, PLCC44

SC16C550BIA44

Manufacturer Part Number
SC16C550BIA44
Description
UART, 16BYTE FIFO, 16C550, PLCC44
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SC16C550BIA44

No. Of Channels
1
Data Rate
3Mbps
Supply Voltage Range
2.25V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
PLCC
No. Of Pins
44
Svhc
No SVHC (18-Jun-2010)
Operating
RoHS Compliant
Uart Features
Automatic Hardware Flow Control, Software Selectable Baud Rate Generator
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C550BIA44
Manufacturer:
NXPLIPS
Quantity:
3 000
Part Number:
SC16C550BIA44
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C550BIA44
Manufacturer:
NXP
Quantity:
15 318
Part Number:
SC16C550BIA44,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C550BIA44,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC16C550B_5
Product data sheet
6.6 DMA operation
Table 6.
The SC16C550B FIFO trigger level provides additional flexibility to the user for block
mode operation. The user can optionally operate the transmit and receive FIFOs in the
DMA mode (FCR[3]). The DMA mode affects the state of the RXRDY and TXRDY output
pins.
Remark: DMA operation is not supported in the HVQFN32 package.
Table 7.
Table 8.
Using 1.8432 MHz crystal
Desired baud
rate
50
75
110
134.5
150
300
600
1200
1800
2000
2400
3600
4800
7200
9600
19200
38400
56000
Non-DMA mode
1 = FIFO empty
0 = at least 1 byte in FIFO
Non-DMA mode
1 = at least 1 byte in FIFO
0 = FIFO empty
Table 7
Baud rates using 1.8432 MHz or 3.072 MHz crystal
Effect of DMA mode on state of RXRDY pin
Effect of DMA mode on state of TXRDY pin
and
Divisor for
16 clock
2304
1536
1047
857
768
384
192
96
64
58
48
32
24
16
12
6
3
2
Table 8
Rev. 05 — 1 October 2008
show this.
Baud rate
error
0.026
0.058
0.69
2.86
DMA mode
0-to-1 transition when FIFO empties
1-to-0 transition when FIFO reaches trigger level,
or time-out occurs
DMA mode
1 = FIFO is full
0 = FIFO is empty
5 V, 3.3 V and 2.5 V UART with 16-byte FIFOs
Using 3.072 MHz crystal
Desired baud
rate
50
75
110
134.5
150
300
600
1200
1800
2000
2400
3600
4800
7200
9600
19200
38400
Divisor for
16 clock
3840
2560
1745
1428
1280
640
320
160
107
96
80
53
40
27
20
10
5
SC16C550B
© NXP B.V. 2008. All rights reserved.
Baud rate
error
0.026
0.034
0.312
0.628
1.23
15 of 48

Related parts for SC16C550BIA44