SCC68681E1N40 NXP Semiconductors, SCC68681E1N40 Datasheet
SCC68681E1N40
Specifications of SCC68681E1N40
Related parts for SCC68681E1N40
SCC68681E1N40 Summary of contents
Page 1
SCC68681 Dual asynchronous receiver/transmitter (DUART) Product data INTEGRATED CIRCUITS 2004 Apr 06 ...
Page 2
... V 10 – + amb SCC68681E1A44 PLCC44 plastic leaded chip carrier; 44 leads SCC68681E1N40 DIP40 plastic dual in-line package; 40 leads (600 mil) 2004 Apr 06 16-bit programmable Counter/Timer Parity, framing, and overrun error detection False start bit detection Line break detection and generation Programmable channel mode – ...
Page 3
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) PIN CONFIGURATIONS A1 1 IP3 IP1 IP0 7 R/WN 8 DTACKN 9 RxDB 10 DIP TxDB 11 OP1 12 OP3 13 OP5 14 OP7 15 D1 ...
Page 4
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) SYMBOL SYMBOL PIN TYPE TYPE PLCC44 DIP40 X1/CLK Crystal 1: Crystal connection or an external clock input. A crystal of a clock the appropriate frequency (nominally 3.6864 MHz) must be supplied ...
Page 5
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) BLOCK DIAGRAM 8 D0–D7 BUS BUFFER OPERATION CONTROL R/WN DTACKN ADDRESS DECODE CSN 4 A1–A4 R/W CONTROL RESETN INTERRUPT CONTROL INTRN IMR ISR IACKN IVR TIMING BAUD RATE GENERATOR CLOCK SELECTORS COUNTER/ TIMER X1/CLK ...
Page 6
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) BLOCK DIAGRAM The SCC68681 DUART consists of the following eight major sections: data bus buffer, operation control, interrupt control, timing, communications Channels A and B, input port and output port. Refer to Figure 2, ...
Page 7
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) address 0xF with the accompanying data specifying the bits to be reset (1 = reset change). Outputs can be also individually assigned specific functions by appropriate programming of the Channel A ...
Page 8
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) re-asserted (set to ‘0’) automatically. This feature can be used to prevent an overrun, in the receiver, by connecting the RTSN output to the CTSN input of the transmitting device. Receiver Reset and Disable ...
Page 9
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) Table 2. Register Bit Formats BIT 7 BIT 6 RxRTS RxINT CONTROL SELECT MR1A MR1A MR1B RxRDY 1 = Yes 1 = FFULL NOTE block error mode, ...
Page 10
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) Table 2. Register Bit Formats (Continued) BIT 7 BIT 6 BRG SET ACR SELECT MODE AND SOURCE 0 = set set 2 BIT 7 BIT 6 DELTA DELTA IPCR IP3 IP2 ...
Page 11
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) MR1A – Channel A Mode Register 1 MR1A is accessed when the Channel A MR pointer points to MR1. The pointer is set to MR1 by RESET ‘set pointer’ command applied ...
Page 12
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) commands issued via the SOPR and ROPR registers. MR2[5] set to 1 caused the RTSN to be reset automatically one bit time after the character(s) in the transmit shift register and in the THR ...
Page 13
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) CSRB – Channel B Clock Select Register CSRB[7:4] – Channel B Receiver Clock Select This field selects the baud rate clock for the Channel B receiver. The field definition is as shown in Table ...
Page 14
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) SRA[4] – Channel A Overrun Error This bit, when set, indicates that one or more characters in the received data stream have been lost set upon receipt of a new character when ...
Page 15
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) OPCR – Output Port Configuration Register OPCR[7] – OP7 Output Select This bit programs the OP7 output to provide one of the following: 0: The complement of OPR[7]. 1: The Channel B transmitter interrupt ...
Page 16
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) ACR – Auxiliary Control Register ACR[7] – Baud Rate Generator Set Select This bit selects one of two sets of baud rates to be generated by the BRG: Set 1: 50, 110, 134.5, 200, ...
Page 17
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) receive FIFO and the transfer caused the Channel A FIFO to become full; i.e., all three FIFO positions are occupied reset when the CPU reads the RHR character is waiting ...
Page 18
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) Output Port Notes The output ports are controlled from three places: the OPCR register, the OPR register, and the MR registers. The default source of data for the OP[7:0] pins is the OPR register. ...
Page 19
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) Transmitter Disable Note The sequence of instructions enable transmitter — load transmit holding register — disable transmitter will result in nothing being sent if the time between the end of loading the transmit holding ...
Page 20
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) 1 ABSOLUTE MAXIMUM RATINGS SYMBOL T Operating ambient temperature range amb T Storage temperature range stg All voltages with respect to ground Maximum pin voltages NOTES: 1. Stresses above those listed under Absolute Maximum ...
Page 21
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART CHARACTERISTICS T = – + 5.0 V 10% amb CC SYMBOL SYMBOL Reset Timing (See Figure 3) t RESETN pulse width RES Bus Timing ...
Page 22
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) RESETN t RES Figure 3. Reset Timing X1/CLK A1–A4 RWN CSN D0–D7 DTACKN X1/CLK A1–A4 RWN CSN D0–D7 DTACKN NOTE: DACKN requires two rising edges of X1 clock after CEN is low. 2004 Apr ...
Page 23
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) X1/CLK INTRN IACKN D0–D7 DTACKN CSN IP0–IP5 CSN OP0–OP7 2004 Apr 06 t CSC CSD t DAL t t DCR DAH t DAT Figure 6. Interrupt Cycle Timing ...
Page 24
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) t CLK t CTC X1/CLK CTCLK RxC TxC FOR NOTE: C1 AND C2 SHOULD BE BASED ON MANUFACTURER’S SPECIFICATION. ...
Page 25
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) TxC (INPUT) TxC (1X OUTPUT) RxC (1X INPUT) RxD TxD D1 TRANSMITTER ENABLED TxRDY (SR2) CSN (WRITE CTSN (IP0) 2 RTSN (OP0) OPR( NOTES: 1. Timing shown for MR2(4) ...
Page 26
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) D1 RxD RECEIVER ENABLED RxRDY (SR0) FFULL (SR1) RxRDY/ FFULL 2 (OP4) CSN (READ) STATUS DATA D1 OVERRUN (SR4) 1 RTS (OP0) OPR( NOTES: 1. Timing shown for MR1( ...
Page 27
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) PLCC44: plastic leaded chip carrier; 44 leads 2004 Apr 06 27 Product data SCC68681 SOT187-2 ...
Page 28
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) DIP40: plastic dual in-line package; 40 leads (600 mil) 2004 Apr 06 28 Product data SCC68681 SOT129-1 ...
Page 29
Philips Semiconductors Dual asynchronous receiver/transmitter (DUART) REVISION HISTORY Rev Date Description _1 20040406 Product data (9397 750 12079). ECN 853-2447 01-A15014 of 15 December 2003. Data sheet status Product [1] Level Data sheet status [2] [3] status I Objective data ...