IC, LATTICEXP2 FPGA, 435MHZ, QFP-208

 

LFXP2-8E-5QN208C

Manufacturer Part NumberLFXP2-8E-5QN208C
DescriptionIC, LATTICEXP2 FPGA, 435MHZ, QFP-208
ManufacturerLATTICE SEMICONDUCTOR
SeriesLatticeXP2
LFXP2-8E-5QN208C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5QN208C

No. Of Logic Blocks8000No. Of Macrocells4000
Family TypeLatticeXP2No. Of Speed Grades5
No. Of I/o's146Clock ManagementPLL
Total Ram Bits221KbitLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
Page 22/93

Download datasheet (2Mb)Embed
PrevNext
Lattice Semiconductor
mixed within a function element. Similarly, the operand widths cannot be mixed within a block. DSP elements can
be concatenated.
The resources in each sysDSP block can be configured to support the following four elements:
• MULT (Multiply)
• MAC (Multiply, Accumulate)
• MULTADDSUB (Multiply, Addition/Subtraction)
• MULTADDSUBSUM (Multiply, Addition/Subtraction, Accumulate)
The number of elements available in each block depends on the width selected from the three available options: x9,
x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions.
Table 2-6 shows the capabilities of the block.
Table 2-6. Maximum Number of Elements in a Block
Width of Multiply
MULT
MAC
MULTADDSUB
MULTADDSUBSUM
Some options are available in four elements. The input register in all the elements can be directly loaded or can be
loaded as shift register from previous operand registers. By selecting ‘dynamic operation’ the following operations
are possible:
• In the ‘Signed/Unsigned’ options the operands can be switched between signed and unsigned on every cycle.
• In the ‘Add/Sub’ option the Accumulator can be switched between addition and subtraction on every cycle.
• The loading of operands can switch between parallel and serial operations.
MULT sysDSP Element
This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B,
are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers.
Figure 2-20 shows the MULT sysDSP element.
x9
x18
8
4
2
2
4
2
2
1
2-19
Architecture
LatticeXP2 Family Data Sheet
x36
1