IC, LATTICEXP2 FPGA, 435MHZ, QFP-208

 

LFXP2-8E-5QN208C

Manufacturer Part NumberLFXP2-8E-5QN208C
DescriptionIC, LATTICEXP2 FPGA, 435MHZ, QFP-208
ManufacturerLATTICE SEMICONDUCTOR
SeriesLatticeXP2
LFXP2-8E-5QN208C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of LFXP2-8E-5QN208C

No. Of Logic Blocks8000No. Of Macrocells4000
Family TypeLatticeXP2No. Of Speed Grades5
No. Of I/o's146Clock ManagementPLL
Total Ram Bits221KbitLead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
Page 7/93

Download datasheet (2Mb)Embed
PrevNext
Lattice Semiconductor
Figure 2-3. Slice Diagram
FXB
FXA
A1
B1
C1
D1
M1
M0
From
Routing
A0
B0
C0
D0
CE
CLK
LSR
* Not in Slice 3
For Slices 0 and 2, memory control signals are generated from Slice 1 as follows:
Table 2-2. Slice Signal Descriptions
Function
Type
Input
Data signal
Input
Data signal
Input
Multi-purpose
Input
Multi-purpose
Input
Control signal
Input
Control signal
Input
Control signal
Input
Inter-PFU signal
Input
Inter-slice signal
Input
Inter-slice signal
Output
Data signals
Output
Data signals
Output
Data signals
Output
Data signals
Output
Inter-PFU signal
1. See Figure 2-3 for connection details.
2. Requires two PFUs.
FCO from Slice/PFU, FCI into Different Slice/PFU
CO
F/SUM
LUT4 &
CARRY*
CI
CO
LUT4 &
CARRY*
F/SUM
CI
FCI into Slice/PFU, FCO from Different Slice/PFU
WCK is CLK
WRE is from LSR
DI[3:2] for Slice 2 and DI[1:0] for Slice 0 data
WAD [A:D] is a 4bit address from slice 1 LUT input
Signal Names
A0, B0, C0, D0
Inputs to LUT4
A1, B1, C1, D1
Inputs to LUT4
M0
Multipurpose Input
M1
Multipurpose Input
CE
Clock Enable
LSR
Local Set/Reset
CLK
System Clock
FCI
Fast Carry-In
FXA
Intermediate signal to generate LUT6 and LUT7
FXB
Intermediate signal to generate LUT6 and LUT7
F0, F1
LUT4 output register bypass signals
Q0, Q1
Register outputs
OFX0
Output of a LUT5 MUX
OFX1
Output of a LUT6, LUT7, LUT8
FCO
Slice 2 of each PFU is the fast carry chain output
2-4
LatticeXP2 Family Data Sheet
SLICE
OFX1
F1
D
Q1
FF*
To
Routing
LUT5
Mux
OFX0
F0
Q0
D
FF*
Description
1
2
MUX depending on the slice
Architecture
1