IS43DR16640A-3DBL INTEGRATED SILICON SOLUTION (ISSI), IS43DR16640A-3DBL Datasheet - Page 9

no-image

IS43DR16640A-3DBL

Manufacturer Part Number
IS43DR16640A-3DBL
Description
SDRAM, DDR2, 64M X 16, 1.8V, 84BGA
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet

Specifications of IS43DR16640A-3DBL

Access Time
0.45ns
Memory Case Style
BGA
No. Of Pins
84
Memory Type
SDRAM
Memory Configuration
8 BLK (8M X 16)
Page Size
1GB
Operating Temperature Range
0°C To +70°C
Frequency
333MHz
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS43DR16640A-3DBL
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS43DR16640A-3DBL
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Part Number:
IS43DR16640A-3DBL
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS43DR16640A-3DBLI
Manufacturer:
ISSI
Quantity:
1 000
Part Number:
IS43DR16640A-3DBLI
Manufacturer:
ISSI
Quantity:
20 000
IS43/46DR81280A, IS43/46DR16640A
Truth Tables
Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DRAM must
be powered down and then restarted through the specified initialization sequence before normal operation can continue.
Command Truth Table
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
Integrated Silicon Solution, Inc. – www.issi.com –
Rev. B, 06/01/2011
(Extended) Mode Register
Refresh (REF)
Self Refresh Entry
Sel Refresh Exit
Single Bank Precharge
Precharge All Banks
Bank Activate
Write
Write with Auto Precharge
Read
Read with Auto Precharge
No Operation (NOP)
Device Deselect
Power Down Entry
Power Down Exit
All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE# and CKE at the rising edge of the clock.
Bank addresses BA0, BA1, and BA2 (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.
Burst reads or writes at BL=4 cannot be terminated or interrupted. See sections "Reads interrupted by a Read" and "Writes interrupted by a Write" for details.
The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements
The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
“X” means “H or L (but a defined logic level)”
Self refresh exit is asynchronous.
VREF must be maintained during Self Refresh operation.
An refers to the MSBs of addresseses. An=A13 for x8, and An=A12 for x16.
Function
Previous
Cycle
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
CKE
Current
Cycle
H
H
H
H
H
H
H
H
H
H
H
L
X
X
L
CS#
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
RAS#
H
H
H
H
H
H
H
H
X
X
X
X
L
L
L
L
L
L
CAS#
X
H
H
H
H
H
X
X
H
X
H
L
L
L
L
L
L
L
WE#
H
H
H
H
H
H
H
H
H
L
X
L
L
L
L
X
X
X
BA2-BA0
BA
BA
BA
BA
BA
BA
BA
X
X
X
X
X
X
X
X
An
(9)
X
X
X
X
X
X
X
X
X
X
X
X
X
-A11
Row Address
Opcode
A10
X
X
X
H
H
H
X
X
X
X
L
L
L
Column 1, 2, 3, 10
Column 1, 2, 3, 10
Column 1, 2, 3, 10
Column 1, 2, 3, 10
A9-A0
X
X
X
X
X
X
X
X
X
1, 7, 8
Notes
1, 2
1, 8
1, 2
1, 2
1, 4
1,4
1
1
1
1
9

Related parts for IS43DR16640A-3DBL