PIC24FJ256GA106-I/MR Microchip Technology, PIC24FJ256GA106-I/MR Datasheet
PIC24FJ256GA106-I/MR
Specifications of PIC24FJ256GA106-I/MR
Related parts for PIC24FJ256GA106-I/MR
PIC24FJ256GA106-I/MR Summary of contents
Page 1
... Any sili- con issues related to the PIC24FJ256GA110 family will be reported in a separate silicon errata. Please check the Microchip web site for any existing issues. © 2009 Microchip Technology Inc. PIC24FJ256GA110 FAMILY 1. Module: Electrical Characteristics The following tables are changed with the new or modified values shown in bold text: • ...
Page 2
... OSCI driven Low-Voltage Detect (LVD) and Brown-out DD ) Conditions (3) 2.0V 1 MIPS (4) 3.3V (3) 2.0V 4 MIPS (4) 3.3V (3) 2.5V 16 MIPS (4) 3.3V (3) 2.0V LPRC (31 kHz) (4) 3. © 2009 Microchip Technology Inc. ...
Page 3
... Peripheral Module Disable (PMD) bits are set. 3: On-chip voltage regulator disabled (ENVREG tied On-chip voltage regulator enabled (ENVREG tied to V Detect (BOD) are enabled. © 2009 Microchip Technology Inc. PIC24FJ256GA110 FAMILY ) IDLE Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) -40°C ≤ T ≤ ...
Page 4
... SS ), Low-Voltage Detect (LVD) and Brown-out (5) Base Power-Down Current Watchdog Timer Current: ΔI (5) WDT RTCC + Timer1 w/32 kHz Crystal: ΔRTCC + ΔI ( © 2009 Microchip Technology Inc. ...
Page 5
... External Filter Capacitor EFC Value T VREG T PWRT © 2009 Microchip Technology Inc. PIC24FJ256GA110 FAMILY 3. Module: Electrical Specifications The DC specification for the Internal Reference Band Gap Voltage, V Table 27-10 of the device data sheet shown in bold below (bold text from original table removed for clarity) ...
Page 6
... Register Map), the footnote references on the Bit 1 and Bit 0 columns are incorrect. These bits, and their corresponding I/O channels, are actually available on 80-pin devices. An amended version of the table with the correct footnote is shown in Table 3-18 (additions and changes in bold). © 2009 Microchip Technology Inc. ...
Page 7
TABLE 3-5: INTERRUPT CONTROLLER REGISTER MAP (PARTIAL REPRESENTATION) File Addr Bit 15 Bit 14 Bit 13 Bit 12 Name INTCON1 0080 NSTDIS — — — INTCON2 0082 ALTIVT DISI — — Legend: — = unimplemented, read as ‘0’. Reset values ...
Page 8
... U-0 U-0 U-0 — — — R/W-0 R/W-0 R/W-0 INT4EP INT3EP INT2EP U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared U-0 U-0 — — bit 8 R/W-0 R/W-0 INT1EP INT0EP bit Bit is unknown © 2009 Microchip Technology Inc. ...
Page 9
... Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing SAMP bit ends sampling and starts conversion © 2009 Microchip Technology Inc. PIC24FJ256GA110 FAMILY 10. Module: Special Features In Register 24-3 (CW3), the explanatory text with Configuration bits, WPFP< ...
Page 10
... Initial release of this data sheet errata. Includes Data Sheet Clarification 1 (Electrical Characteristics). Rev B Document (1/2009) Added Data Sheet Clarifications Characteristics), 4 (Pin Diagrams), Organization), 7 (Interrupt Controller), 8 (Timer2/3 and Timer4/5), 9 (10-Bit High-Speed A/D Converter) and 10 (Special Features). DS80385B-page 10 2-3 (Electrical 5-6 (Memory © 2009 Microchip Technology Inc. ...
Page 11
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 12
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...