8BIT MCU, 32K FLASH, 1K RAM, LQFP52

 

MB95F116JSPMC-GE1

Manufacturer Part NumberMB95F116JSPMC-GE1
Description8BIT MCU, 32K FLASH, 1K RAM, LQFP52
ManufacturerFujitsu
MB95F116JSPMC-GE1 datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of MB95F116JSPMC-GE1

Controller Family/seriesF2MC-8FXNo. Of I/o's39
Ram Memory Size1KBCpu Speed16.25MHz
No. Of Timers7No. Of PwmRoHS Compliant
Core Size8bitProgram Memory Size32KB
Oscillator TypeExternal Only  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Page 23/76

Download datasheet (3Mb)Embed
PrevNext
The RP indicates the address of the register bank currently being used. The relationship between the content
of RP and the real address conforms to the conversion rule illustrated below:
• Rule for Conversion of Actual Addresses in the General-purpose Register Area
"0"
"0"
Generated address
A15 A14 A13 A12 A11 A10
The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct
addresses to 0080
to 00FF
.
H
H
Direct bank pointer (DP2 to DP0)
XXX
(no effect to mapping)
B
000
(initial value)
B
001
B
010
B
011
B
100
B
101
B
110
B
111
B
The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that
control CPU operations at interrupt.
H flag
: Set to “1” when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.
Cleared to “0” otherwise. This flag is for decimal adjustment instructions.
I flag
: Interrupt is enabled when this flag is set to “1”. Interrupt is disabled when this flag is set to “0”.
The flag is set to “0” when reset.
IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level
is higher than the value indicated by these bits.
IL1
IL0
0
0
0
1
1
0
1
1
N flag
: Set to “1” if the MSB is set to “1” as the result of an arithmetic operation. Cleared to “0” when the
bit is set to “0”.
Z flag
: Set to “1” when an arithmetic operation results in “0”. Cleared to “0” otherwise.
V flag
: Set to “1” if the complement on 2 overflows as a result of an arithmetic operation. Cleared to “0”
otherwise.
C flag
: Set to “1” when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared
to “0” otherwise. Set to the shift-out value in the case of a shift instruction.
DS07-12611-6E
MB95110M Series
RP upper
"0"
"0"
"0"
"0"
"0"
"1"
R4
R3
A9
A8
A7
A6
Specified address area
0000
to 007F
H
H
0080
to 00FF
H
H
Interrupt level
0
1
2
3
OP code lower
R2
R1
R0
b2
b1
b0
A5
A4
A3
A2
A1
A0
Mapping area
0000
to 007F
(without mapping)
H
H
0080
to 00FF
(without mapping)
H
H
0100
to 017F
H
H
0180
to 01FF
H
H
0200
to 027F
H
H
0280
to 02FF
H
H
0300
to 037F
H
H
0380
to 03FF
H
H
0400
to 047F
H
H
Priority
High
Low ( no interruption)
23