ST62T62CB6 STMicroelectronics, ST62T62CB6 Datasheet - Page 41

• Manufacturer Part Number: ST62T62CB6
• Description: 8BIT MCU OTP 2K+EEPROM, 62T62, DIP
• Manufacturer: STMicroelectronics

Specifications of ST62T62CB6

• Controller Family/series: ST6
• No. Of I/o's: 9
• Eeprom Memory Size: 64Byte
• Ram Memory Size: 128Byte
• Cpu Speed: 8MHz
• No. Of: RoHS Compliant
• Core Size: 8bit
• Program Memory Size: 1836B
• Oscillator Type: External Only
• Processor Series: ST62T6x
• Core: ST6
• Data Bus Width: 8 bit
• Program Memory Type: EPROM
• Data Ram Size: 128 B
• Interface Type: SPI, UART
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 9
• Number Of Timers: 2
• Operating Supply Voltage: 3 V to 6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• Package / Case: PDIP-16
• Development Tools By Supplier: ST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-II
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit
• Lead Free Status / Rohs Status: Details

4.2 TIMER
The MCU features an on-chip Timer peripheral,
consisting of an 8-bit counter with a 7-bit program-
mable prescaler, giving a maximum count of 2
Figure 25.
content of the 8-bit counter can be read/written in
the Timer/Counter register, TCR, which can be ad-
dressed in Data space as a RAM location at ad-
dress 0D3h. The state of the 7-bit prescaler can be
read in the PSC register at address 0D2h. The
control logic device is managed in the TSCR reg-
ister as described in the following paragraphs.
The 8-bit counter is decrement by the output (ris-
ing edge) coming from the 7-bit prescaler and can
be loaded and read under program control. When
it decrements to zero then the TMZ (Timer Zero)bit
in the TSCR is set. If the ETI (Enable Timer Inter-
rupt) bit in the TSCR is also set, an interrupt re-
quest is generated. The Timer interrupt can be
used to exit the MCU from WAIT mode.
Figure 25. Timer Block Diagram
f
INT
12
shows the Timer Block Diagram. The
PSC
6
5
4
3
2
1
0
8
SELECT
1 OF 7
15
.
COUNTER
DATA BUS
3
8-BIT
The prescaler input is the internal frequency (f
divided by 12. The prescaler decrements on the
rising edge. Depending on the division factor pro-
grammed by PS2, PS1 and PS0 bits in the TSCR
(see
ter register is multiplexed to different sources. For
division factor 1, the clock input of the prescaler is
also that of timer/counter; for factor 2, bit 0 of the
prescaler register is connected to the clock input of
TCR. This bit changes its state at half the frequen-
cy of the prescaler input clock. For factor 4, bit 1 of
the PSC is connected to the clock input of TCR,
and so forth. The prescaler initialize bit, PSI, in the
TSCR register must be set to allow the prescaler
(and hence the counter) to start. If it is cleared, all
the prescaler bits are set and the counter is inhib-
ited from counting. The prescaler can be loaded
with any value between 0 and 7Fh, if bit PSI is set.
The prescaler tap is selected by means of the
PS2/PS1/PS0 bits in the control register.
Figure 26.
8
Table
illustrates the Timer’s working principle.
TMZ ETI D5
13.), the clock input of the timer/coun-
b7 b6
STATUS/CONTROL
ST62T52C ST62T62C/E62C
b5
REGISTER
D4 PSI PS2 PS1 PS0
b4
8
b3 b2
b1
INTERRUPT
b0
LINE
VR02070A
41/78
INT
)