HY27UF082G2B-TPCB HYNIX SEMICONDUCTOR, HY27UF082G2B-TPCB Datasheet
HY27UF082G2B-TPCB
Specifications of HY27UF082G2B-TPCB
Available stocks
Related parts for HY27UF082G2B-TPCB
HY27UF082G2B-TPCB Summary of contents
Page 1
NAND FLASH HY27UF(08/16)2G2B This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B ...
Page 2
Document Title 2Gbit (256Mx8bit) NAND Flash Memory Revision History Revision No. 0.0 Initial Draft. 1) Add ULGA Package. - Figures & texts are added. 0.1 2) Change tRCBSY to tRBSY 3) Change figure 13 0.2 1) Delete Preliminary Rev 0.2 ...
Page 3
... Program/Erase locked during Power transitions. DATA RETENTION - 100,000 Program/Erase cycles (with 1bit/528byte ECC years Data Retention PACKAGE - HY27UF(08/16)2G2B-T(P) : 48-Pin TSOP1 ( 1.2 mm) - HY27UF(08/16)2G2B-T (Lead) - HY27UF(08/16)2G2B-TP (Lead Free) - HY27UF082G2B-F(P) : 63-Ball FBGA ( 1.0 mm) - HY27UF082G2B-F (Lead) - HY27UF082G2B-FP (Lead Free) - HY27UF082G2B-UP : 52-ULGA ( 0.65 mm) - HY27UF082G2B-UP (Lead Free) 3 ...
Page 4
... CE transitions do not stop the read operation. This device includes also extra features like OTP/Unique ID area, Read ID2 extension. The HY27UF(08/16)2G2B Series are available in 48-TSOP1 mm, 63-FBGA 9 x 11mm, 52-ULGA mm. 1.1 Product List PART NUMBER HY27UF082G2B HY27UF162G2B Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash ORGANIZATION ...
Page 5
IO15 - IO8 IO7 - IO0 CLE ALE R/B Vcc Vss NC Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash Figure1: Logic Diagram Data Input / Outputs (x16 only) Data Input / Outputs ...
Page 6
Figure 2: 48TSOP1 Contact, x8 and x16 Device Figure 3: 63FBGA Contactions, x8 Device (Top view through package) Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 6 ...
Page 7
Figure 4. 52-ULGA Contactions, x8 Device (Top view through package) Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 7 ...
Page 8
PIN DESCRIPTION Pin Name DATA INPUTS/OUTPUTS IO0-IO7 The IO pins allow to input command, address and data and to output data during read / program (1) operations. The inputs are latched on the rising edge of Write Enable (WE). ...
Page 9
IO0 1st Cycle A0 2nd Cycle A8 3rd Cycle A12 4th Cycle A20 5th Cycle A28 NOTE must be set to Low. IO0 1st Cycle A0 2nd Cycle A8 3rd Cycle A11 4th Cycle A19 5th Cycle A27 ...
Page 10
CLE ALE ( NOTE: 1. With ...
Page 11
BUS OPERATION There are six standard bus operations that control the device. These are Command Input, Address Input, Data Input, Data Output, Write Protect, and Standby. Typically glitches less than 3ns on Chip Enable, Write Enable and Read Enable ...
Page 12
DEVICE OPERATION 3.1 Page Read This operation is operated by writing 00h and 30h to the command register along with five address cycles. Two types of operations are available: random read, serial page read. The random read mode is ...
Page 13
Multi Plane Program Device supports multiple plane program possible to program in parallel 2 pages, one per each plane. A multiple plane program cycle consists of a double serial data loading period in which up to 4224bytes ...
Page 14
Copy-back Program Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page without data reloading when the bit error is not in data stored. Since the time-consuming re-loading cycles are removed, ...
Page 15
EDC Operation Error Detection Code check automatically starts immediately after device becomes busy for a copy back program oper- ation (both single and multiple plane). In the x8 version EDC allows detection of 1 single bit error every 528 ...
Page 16
Cache Read Cache read operation allows automatic download of consecutive pages. Immediately after 1st latency end, while user can start reading out data, device internally starts reading following page. Start address of 1st page is at page start (A<10:0>=00h), ...
Page 17
OTHER FEATURES 4.1 Data Protection & Power On/Off Sequence The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2.0V(3.3V device). WP pin provides ...
Page 18
Parameter Symbol Valid Block NVB Number NOTE: 1. The 1st block is guaranteed valid block at the time of shipment. Symbol Ambient Operating Temperature (Commercial Temperature Range Ambient Operating Temperature (Industrial Temperature Range) T Temperature ...
Page 19
Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash Figure 5: Block Diagram 19 ...
Page 20
Parameter Sequential Read Operating Current Program Erase Stand-by Current (TTL) Stand-by Current (CMOS) Input Leakage Current Output Leakage Current Input High Voltage Input Low Voltage Output High Voltage Level Output Low Voltage Level Output Low Current (R/B) Table 9: DC ...
Page 21
Item Input / Output Capacitance Input Capacitance Table 11: Pin Capacitance (TA=25C, F=1.0MHz) Parameter Program Time / Multi-Plane Program Time Dummy Busy Time for Two Plane Program Number of partial Program Cycles in the same page Block Erase Time / ...
Page 22
Parameter CLE Setup time CLE Hold time CE setup time CE hold time WE pulse width ALE setup time ALE hold time Data setup time Data hold time Write Cycle time WE High hold time Data Transfer from Cell to ...
Page 23
... Pass / Fail Ready / Busy 6 Ready / Busy 7 Write Protect DEVICE IDENTIFIER CYCLE 1st 2nd 3rd 4th 5th Part Number Voltage HY27UF082G2B 3.3V HY27UF162G2B 3.3V Rev 0.2 / Jan. 2008 Block Erase Read Pass / Fail Ready / Ready / Busy Busy Ready / Ready / Busy Busy Write ...
Page 24
Description 1 2 Die / Package Level Cell 4 Level Cell Cell Type 8 Level Cell 16 Level Cell 1 Number of 2 Simultaneously 4 Programmed Pages 8 Interleave program Not Between multiple chips Supported Not Write ...
Page 25
Description 1 2 Plane Number 4 8 64Mb 128Mb 256Mb 512Mb Plane Size (w/o redundant Area) 1Gb 2Gb 4Gb 8Gb Reserved Table 19: 5rd Byte of Device Idendifier Description Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash ...
Page 26
Table 20: Page organization in EDC units (x8) Table 21: Page organization in EDC units (x16 Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Copy back Program Pass/Fail EDC status ...
Page 27
Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 6: Command Latch Cycle Figure 7: Address Latch Cycle HY27UF(08/16)2G2B Series 27 ...
Page 28
Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 8: Input Data Latch Cycle HY27UF(08/16)2G2B Series 28 ...
Page 29
Figure 9: Sequential Out Cycle after Read (CLE=L, WE=H, ALE=L) Figure 10: Sequential Out Cycle after Read (EDO Type CLE=L, WE=H, ALE=L) Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 29 ...
Page 30
Figure 12: Read1 Operation (Read One Page) Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 11: Status Read Cycle HY27UF(08/16)2G2B Series 30 ...
Page 31
Figure 13: Read1 Operation intercepted by CE Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 31 ...
Page 32
Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 14 : Random Data output HY27UF(08/16)2G2B Series 32 ...
Page 33
Figure 15: Read Operation with Read Cache Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 1 33 ...
Page 34
Rev 0.2 / Jan. 2008 Figure 16: Page Program Operation HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 34 ...
Page 35
Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 17: Random Data In HY27UF(08/16)2G2B Series 35 ...
Page 36
Rev 0.2 / Jan. 2008 Figure 18: Copy Back Program Operation HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 36 ...
Page 37
Figure 19: Copy Back Program Operation with Random Data Input Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 37 ...
Page 38
Figure 20: Block Erase Operation (Erase One Block) Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 38 ...
Page 39
Rev 0.2 / Jan. 2008 Figure 21: Multiple plane page program HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 39 ...
Page 40
Figure 22: Multiple plane erase operation Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 40 ...
Page 41
Figure 23: Multi plane copyback program Operation Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 1 41 ...
Page 42
Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 24: Read ID Operation HY27UF(08/16)2G2B Series 42 ...
Page 43
System Interface Using CE don’t care To simplify system interface, CE signal is ignored during data loading or sequential data-reading as shown below. So possible to connect NAND Flash to a microprocessor. The only function that was removed ...
Page 44
Figure 28: Power On and Data Protection Timing Rev 0.2 / Jan. 2008 Figure 27: Reset Operation VTH = 2.5 Volt for 3.3 Volt Supply devices HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 44 ...
Page 45
Figure 29: Ready/Busy Pin electrical specifications Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 45 ...
Page 46
Figure 30: page programming within a block Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash 46 ...
Page 47
Bad Block Management Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it ...
Page 48
Bad Block Replacement Over the lifetime of the device additional Bad Blocks may develop. In this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts ...
Page 49
Write Protect Operation The Erase and Program Operations are automatically reset when WP goes Low (tWW = 100ns, min). The operations are enabled and disabled as follows (Figure 33~36) Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND Flash Figure 33: ...
Page 50
Rev 0.2 / Jan. 2008 HY27UF(08/16)2G2B Series 2Gbit (256Mx8bit) NAND Flash Figure 35: Enable Erasing Figure 36: Disable Erasing 50 ...
Page 51
Figure 37: 48-TSOP1 - 48-lead Plastic Thin Small Outline 20mm, Package Outline Symbol alpha Table 24: 48-TSOP1 - 48-lead Plastic Thin Small Outline, Rev 0.2 / Jan. ...
Page 52
Figure 38: 63-ball FBGA - ball array 0.8mm pitch, Pakage Outline NOTE: Drawing is not to scale. Symbol FD1 FE FE1 SD SE Table 25: ...
Page 53
Figure 39: 52-ULGA 17mm, Package Outline Symbol CP1 CP2 Table 26: 52-ULGA 17mm, Package Mechanical Data Rev 0.2 / Jan. 2008 2Gbit (256Mx8bit) NAND ...
Page 54
MARKING INFORMATION - ...