ISPPAC-POWR1208-01TN44I LATTICE SEMICONDUCTOR, ISPPAC-POWR1208-01TN44I Datasheet
ISPPAC-POWR1208-01TN44I
Specifications of ISPPAC-POWR1208-01TN44I
Available stocks
Related parts for ISPPAC-POWR1208-01TN44I
ISPPAC-POWR1208-01TN44I Summary of contents
Page 1
... The Lattice ispPAC-POWR1208P1 incorporates both in- system programmable logic and in-system programma- ble analog circuits to perform special functions for power supply sequencing and monitoring. The ispPAC- POWR1208P1 device has the capability to be config- ured through software to control up to eight outputs for ...
Page 2
... The ispPAC-POWR1208P1 device contains an internal PLD that is programmable by the user to imple- ment digital logic functions and control state machines. The internal PLD connects to four programmable timers, special purpose I/O and the programmable monitoring circuit blocks ...
Page 3
... Test Data In, 50k Ohm Internal Pull-up (JTAG Pin) Test Mode Select, 50k Ohm Internal pull-up (JTAG Pin) Voltage Monitor Input 1 Voltage Monitor Input 2 Voltage Monitor Input 3 Voltage Monitor Input 4 Voltage Monitor Input 5 Voltage Monitor Input 6 Voltage Monitor Input 7 3 ispPAC-POWR1208P1 Data Sheet Description ...
Page 4
... CLK is the PLD clock output in master mode re-routed as an input in slave mode. The clock mode is set in software during design time. In output mode open-drain type pin and requires an external pull-up resistor. Multiple ispPAC-POWR1208P1 devices can be tied together with one acting as the master, the master can use the internal clock and the slave can be clocked by the master. The slave needs to be set up using the clock as an input. 4. The CREF pin requires a 0.1µ ...
Page 5
... DD V ≤ 1.8V MON ° 3. > 1.8V MON -40°C to +85° 3.3V DD input ° ispPAC-POWR1208P1 Data Sheet Min. Max. 2.7 5.5 3.0 5.5 2.25 5.5 0 5.5 0 6.0 1000 — -40 +85 -40 +85 pin with appropriate DDINP Min. Typ. Max. — — ...
Page 6
... SOURCE FET Driver in OFF state DD. Conditions 1 V ramping ramping ramping 3.3V in <10µ 0.1µF REF VDD ramping down DD. 6 ispPAC-POWR1208P1 Data Sheet Min. Typ. Max. 8 — 12 -10 — 10 — 0.5 — 0.5 — 50 — 10 — — 15 — — 8 — ...
Page 7
... TRIP External clock applied (Note 1) (Note 1) Over Recommended Operating Conditions Conditions 0V ≤ V ≤ DDINP 25 °C 25 ° 4mA SINKOUT (Note 1) (Note 1) (Note 1) Parameter 7 ispPAC-POWR1208P1 Data Sheet Min. Typ. — 100mV TRIP 100mV TRIP 0.8 1 0.8 — 1.95 — 0.03 — Min. Typ. ...
Page 8
... DIS DIH DOZH DOV t DO Over Recommended Operating Conditions Conditions Conditions 1 2 CMOS cells. t CKMIN MSS DOXZ 8 ispPAC-POWR1208P1 Data Sheet Min. Typ. Max. 150 25 Min Typ. Max 1 200 200 200 200 200 40 40 100 40 100 t t PWP, PWE t MSS Program and Erase cycles ...
Page 9
... Typical Change in Trip Point vs. Temperature - Temperature (°C) 9 ispPAC-POWR1208P1 Data Sheet Lower Trip Point Error (TP’s <= 1.8V) (VCC = 3.3V, 25C) Trip Error (%) Lower Trip Point Error (TP’s > 1.8V) (VCC = 3.3V, 25C) Trip Error (%) 60 80 100 ...
Page 10
... Attenuation and reference values are set internally using E internal to the device. Theory Of Operation The ispPAC-POWR1208P1 incorporates programmable voltage monitors along with digital inputs and outputs as well as high voltage FET gate drivers to control MOSFETs for ramping up power supply rails. The 16 macrocell 4 ...
Page 11
... The following table lists the typical hysteresis versus voltage monitor trip-point. 250kHz Programmable Clock Reference (32 selections) D Comparator Sampling with Flip-flop Hysteresis 11 ispPAC-POWR1208P1 Data Sheet Digital Q Filter ON OFF Digital Filter ON/OFF To PLD Array ...
Page 12
... Lattice Semiconductor Table 2. Comparator Hysteresis vs. Setpoint The fourth subsystem in the ispPAC-POWR1208P1’s input voltage monitor is a synchronizer latch and optional dig- ital filter. The synchronizer flip-flop samples the comparator’s output state synchronously with the internal system clock. Synchronous sampling effectively eliminates the possibility of race conditions occurring in any state-control- lers implemented in the ispPAC-POWR1208P1’ ...
Page 13
... Lattice Semiconductor Figure 3. ispPAC-POWR1208P1 Macrocell Block Diagram Block Init Product Term PT4 PT3 PT2 PT1 PT0 Polarity Clock Global Reset Power On Reset Global Polarity Fuse for Init Product Term Product Term Allocation 13 ispPAC-POWR1208P1 Data Sheet ORP D/T Q CLK Macrocell flip-flop provides ...
Page 14
... PT[0..4] 4 PT[5..9] 4 PT[10..14] AND ARRAY 36 Inputs 81 Product Terms 4 PT[70..74] 4 PT[75..79] BLK Init 16 Timer 1 Timer 2 Timer 3 Timer 4 Clock Generation 14 ispPAC-POWR1208P1 Data Sheet 16 Logic Macrocells MC0 MC1 MC2 Output Routing Pool MC14 MC15 16 Routing Pool HVOUT1 HVOUT2 HVOUT3 HVOUT4 OUT5 OUT6 ...
Page 15
... Lattice Semiconductor Clock and Timer Systems Figure 5 shows a block diagram of the ispPAC-POWR1208P1’s internal clock and timer systems. The PLD clock can be programmed with eight different frequencies based on the internal oscillator frequency of 1MHz. Figure 5. Clock and Timer Block Internal OSC 1MHz ...
Page 16
... PLD Prescaler Divider 1. Frequency values based on 1MHz clock Because the ispPAC-POWR1208P1’s PLD array is clocked from a divided-down version of the device’s 1MHz main clock, special considerations must be observed for asserting input data reliably recognized by state machines implemented using the device. Data presented to the IN1 through IN4 digital inputs must be asserted for a minimum of at least one PLD clock period (4µ ...
Page 17
... Note that if the clock module is configured as “slave” (i.e. the CLK is an input), the actual time-out of the four timers is determined by the external clock frequency. Timer Period Timer Reset Expired Timer ProgrammableTimer Delay 17 ispPAC-POWR1208P1 Data Sheet Timer Period Start Timer Timer Expired ProgrammableTimer Delay ...
Page 18
... In the case of the CPLD, some internal logic will need to be used to essentially replicate the function of the ispPAC devices’ PLD prescaler to ensure that it also operates synchronously. ...
Page 19
... Output Configuration Modes The output pins for the ispPAC-POWR1208P1 device are programmable for different functional modes. The four outputs HVOUT1-HVOUT4, can be used as FET gate drivers or be programmed as open-drain digital outputs. Figure 8 explains the details of the gate driver mode. ...
Page 20
... Lattice Semiconductor Predicting MOSFET Turn-on Time Because the ispPAC-POWR1208P1’s MOSFET output drivers source a precise and well-defined output current, it becomes possible to predict MOSFET gate rise times if one knows the value of the load capacitance presented by the MOSFET being driven. The other method is by relating the total gate charge to the gate-to-source voltage. ...
Page 21
... The voltage that the pin is capable of driving to is listed in Table 6. For each supply range, the charge-pump range will be set by the software. Table 6. HVOUT Gate Driver Voltage Range ispPAC-POWR1208P1 Data Sheet (the software assists this process). This voltage is con ...
Page 22
... This does not prevent the ispPAC- POWR1208P1 from functioning correctly, however, when placed in a valid serial chain with other IEEE 1149.1 com- pliant devices. Since the ispPAC-POWR1208P1 is used to powerup other devices, it should be programmed in a separate chain from PLDs, FPGAs or other JTAG devices. ...
Page 23
... CFG ADDRESS REGISTER (4 bits) PLD DATA REGISTER (81 bits) PLD ADDRESS REGISTER (75 bits) INSTRUCTION REGISTER (6 bits) BYPASS REGISTER (1 bit) TEST ACCESS PORT OUTPUT (TAP) LOGIC LATCH TCK TMS TDO 23 ispPAC-POWR1208P1 Data Sheet ANALOG CONFIGURATION E 2 NON-VOLATILE MEMORY (164 bits) PLD AND / ARCH 2 E NON-VOLATILE ...
Page 24
... BYPASS and EXTEST instruction code patterns being specifically called out (all ones and all zeroes respec- tively). The ispPAC-POWR1208P1 contains the required minimum instruction set as well as one from the optional instruction set. In addition, there are several proprietary instructions that allow the device to be configured, verified, and monitored ...
Page 25
... BYPASS is one of the three required instructions. It selects the Bypass Register to be connected between TDI and TDO and allows serial data to be transferred through the device without affecting the operation of the ispPAC- POWR1208P1. The IEEE 1149.1 standard defines the bit code of this instruction to be all ones (111111). ...
Page 26
... ADDPLD instruction. This instruction also forces the outputs into the SAF- ESTATE. DISCHARGE – This instruction is used to discharge the internal programming supply voltage after an erase or pro- gramming cycle and prepares ispPAC-POWR1208P1 for a read cycle. This instruction also forces the outputs into the SAFESTATE. Part Number ...
Page 27
... PROGRAMDIS – This instruction disables the programming mode of the ispPAC-POWR1208P1. The Test-Logic- Reset JTAG state can also be used to cancel the programming mode of the ispPAC-POWR1208P1. ADDSTATUS – This instruction is used to both connect the status register to TDO (Figure 15) and latch the 12 volt- age monitor (comparator outputs) into the status register. Latching of the 12 comparator outputs into the status reg- ister occurs during Capture-Data-Register JTAG state ...
Page 28
... The comparators can be set with a trip point from 0.68V to 5.93V, with 384 different val- ues. The application diagram shows a set-up that can monitor and control multiple power supplies. The ispPAC- POWR1208P1 device controls FET switches to ramp the supplies at different slew rates and time delays. The digi- tal outputs and inputs are also used to interface with the board that is being powered up ...
Page 29
... Lattice Semiconductor Figure 17. Typical Application Example: ispPAC-POWR1208P1 Driving [4] FET Switches [4] Digital OE/EN Lines DC/DC + Primary Supply - + DC/DC Primary Supply - + DC/DC Primary Supply - + DC/DC Primary Supply - 12 Analog Inputs VMON1 VMON2 VMON3 VMON4 VMON5 VMON6 ispPAC-POWR1208P1 VMON7 VMON8 Power Sequence VMON9 V DD VMON10 ...
Page 30
... PAC-Designer. PAC-Designer is an easy-to-use graphical user interface (Figure 18) that allows the user to set up the ispPAC-POWR1208P1 to perform given functions, such as timed sequences for power supply and mon- itor trip points for the voltage monitor inputs. The software tool gives the user control over how the device drives the outputs and the functional confi ...
Page 31
... Power to the device must be set at 3.0V to 5.5V during programming, once the programming steps have been com- pleted, the power supply to the ispPAC-POWR1208P1 can be set from 2.7V to 5.5V. Once programmed, the on- 2 chip non-volatile E CMOS bits hold the entire design confi ...
Page 32
... The ispPAC-POWR1208P1 Design Kit includes an engineering prototype board that can be connected to the paral- lel port using a Lattice ispDOWNLOAD cable. It demonstrates proper layout techniques for the ispPAC- POWR1208P1 and can be used in real time to check circuit operation as part of the design process. LEDs are sup- plied to debug designs without involving test equipment. Input and output connections as well as a “ ...
Page 33
... A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. 0.20 C A-B D 44X 0.20 H A-B SEE DETAIL 'A' C LEAD FINISH 0.10 C DETAIL 'A' BASE METAL 33 ispPAC-POWR1208P1 Data Sheet BOTTOM VIEW GAUGE PLANE 0.20 MIN. A1 1.00 REF. SYMBOL MIN. NOM 0. 1.35 1 ...
Page 34
... HVOUT3 2 HVOUT2 3 HVOUT1 4 VDD 5 ispPAC-POWR1208P1 IN1 6 44-pin TQFP IN2 7 IN3 8 IN4 9 RESET 10 VDDINP ispPAC-POWR1208P1 Data Sheet Operating Temperature Range I = Industrial (-40°C to +85°C) Package T = 44-pin TQFP TN = Lead-Free 44-pin TQFP* Performance Grade 01 = Standard Pins 44 Pins 44 VMON2 33 VMON1 32 TMS 31 TDI 30 TRST 29 TDO 28 GND ...