LPC2378FBD144 NXP Semiconductors, LPC2378FBD144 Datasheet - Page 50

• Manufacturer Part Number: LPC2378FBD144
• Description: MCU 32BIT ARM7, 10/100, USB, CAN
• Manufacturer: NXP Semiconductors

Specifications of LPC2378FBD144

• Core Size: 32bit
• No. Of I/o's: 104
• Program Memory Size: 512KB
• Ram Memory Size: 58KB
• Cpu Speed: 72MHz
• Oscillator Type: External, Internal
• No. Of Timers: 4
• No. Of Pwm Channels: 6
• Digital Ic Case: RoHS Compliant
• Controller Family/series: LPC23xx
• Rohs Compliant: Yes

Table 12.
C
[1]
[2]
[3]
[4]
[5]
Symbol
Common to read and write cycles
t
Read cycle parameters
t
t
t
t
t
t
t
Write cycle parameters
t
t
t
t
t
t
CSLAV
OELAV
CSLOEL
am
h(D)
CSHOEH
OEHANV
OELOEH
CSLBLSL
BLSDV
CSLDV
BLSLBLSH
BLSHANV
BLSHDNV
L
= 30 pF, T
V
V
T
Latest of address valid, CS LOW, OE LOW to data valid.
Earliest of CS HIGH, OE HIGH, address change to data invalid.
OH
IH
cy(CCLK)
= 2.5 V, V
= 2.5 V, V
Parameter
CS LOW to address valid
time
OE LOW to address valid
time
CS LOW to OE LOW time
memory access time
data input hold time
CS HIGH to OE HIGH time
OE HIGH to address invalid
time
OE LOW to OE HIGH time
CS LOW to BLS LOW time
BLS LOW to data valid time
CS LOW to data valid time
BLS LOW to BLS HIGH
time
BLS HIGH to address
invalid time
BLS HIGH to data invalid
time
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Dynamic characteristics: Static external memory interface
=
amb
1
⁄
CCLK
IL
11.5 Static external memory interface
=
OL
= 0.5 V.
−
.
= 0.2 V.
40
°
C to 85
[1][2]
[1]
°
C, V
[1]
DD(DCDC)(3V3)
Conditions
= V
DD(3V3)
[3][4]
[5]
[3]
[3]
[3]
= 3.0 V to 3.6 V, AHB clock = 1 MHz
Min
−0.29
−0.29
−0.78 + T
(WAITRD − WAITOEN + 1) ×
T
0
−0.49
−0.20
−0.59 + (WAITRD −
WAITOEN + 1) × T
−0.88 + T
WAITWEN)
0.68
0
−0.78 + T
(WAITWR − WAITWEN + 1)
0 + T
0.78
cy(CCLK)
cy(CCLK)
− 8.11
cy(CCLK)
cy(CCLK)
cy(CCLK)
× WAITOEN 0 + T
× (1 +
×
cy(CCLK)
Typ
0.20
0.20
(WAITRD − WAITOEN + 1) ×
T
-
0
0.20
0 + (WAITRD − WAITOEN +
1) × T
0.10 + T
WAITWEN)
2.54
2.64
0 + T
WAITWEN + 1)
0.20 + T
2.54
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
− 9.57
× WAITOEN
× (WAITWR −
× (1 +
0.49 + T
5.86
Max
2.54
2.54
(WAITRD − WAITOEN + 1) ×
T
-
0.20
2.44
0.10 + (WAITRD −
WAITOEN + 1) × T
0.20 + T
WAITWEN)
4.79
0.10 + T
(WAITWR − WAITWEN + 1)
2.74 + T
5.96
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
− 12.70
× WAITOEN
× (1 +
×
cy(CCLK)
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns