ST62T15CM6 STMicroelectronics, ST62T15CM6 Datasheet
ST62T15CM6
Specifications of ST62T15CM6
Available stocks
Related parts for ST62T15CM6
ST62T15CM6 Summary of contents
Page 1
TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET Memories – bytes Program memory (OTP, EPROM, FASTROM or ROM) with read-out protection – 64 bytes RAM Clock, Reset and Supply Management – Enhanced reset system – Low Voltage Detector ...
Page 2
ST6215C/ST6225C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1 INTRODUCTION . ...
Page 3
POWER SAVING MODES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
ST6 ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
GENERAL INFORMATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
ST6215C/ST6225C 1 INTRODUCTION The ST6215C, 25C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrol- lers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a ...
Page 7
PIN DESCRIPTION Figure 2. 28-Pin Package Pinout Table 1. Device Pin Description Pin n° Pin Name TIMER 3 OSCin 4 OSCout 5 NMI 6 PC7/Ain 7 PC6/Ain 8 PC5/Ain 9 PC4/Ain ...
Page 8
ST6215C/ST6225C Pin n° Pin Name 14 PB5/Ain 15 PB4/Ain 16 PB3/Ain 17 PB2/Ain 18 PB1/Ain 19 PB0/Ain 20 PA7/Ain 21 PA6/Ain 22 PA5/Ain 23 PA4/Ain 24 PA3/ 20mA Sink 25 PA2/ 20mA Sink 26 PA1/ 20mA Sink 27 PA0/ 20mA ...
Page 9
MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES 3.1 MEMORY AND REGISTER MAPS 3.1.1 Introduction The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the ...
Page 10
ST6215C/ST6225C MEMORY MAP (Cont’d) Figure 4. Program Memory Map ST6215C 0000h NOT IMPLEMENTED 07FFh 0800h RESERVED 087Fh 0880h USER PROGRAM MEMORY 1824 BYTES 0F9Fh 0FA0h RESERVED 0FEFh 0FF0h INTERRUPT VECTORS 0FF7h 0FF8h RESERVED 0FFBh 0FFCh NMI VECTOR 0FFDh 0FFEh USER ...
Page 11
... U.V. erasure that also results in the whole EPROM context being erased. Note: Once the Readout Protection is activated longer possible, even for STMicroelectronics, to gain access to the OTP contents. Returned parts can therefore not be accepted if the Readout Protection bit is set. ...
Page 12
ST6215C/ST6225C MEMORY MAP (Cont’d) Table 2. Hardware Register Map Register Address Block 080h CPU X,Y,V,W to 083h 0C0h DRA 0C1h I/O Ports DRB 0C2h DRC 0C3h 0C4h DDRA 0C5h I/O Ports DDRB 0C6h DDRC 0C7h 0C8h CPU IOR 0C9h ROM ...
Page 13
MEMORY MAP (Cont’d) 3.1.6 Data ROM Window Mechanism The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, be- tween address ...
Page 14
ST6215C/ST6225C MEMORY MAP (Cont’d) 3.1.6.2 Data ROM Window memory addressing In cases where some data (look-up tables for ex- ample) are stored in program memory, reading these data requires the use of the Data ROM win- dow mechanism ...
Page 15
... NMI Interrupt Vector 0FFEh-0FFFh Note: OTP/EPROM devices can be programmed with STMicroelectronics (please refer to pin. The PP page 3.2.2 EPROM Erasing The EPROM devices can be erased by exposure to Ultra Violet light. The characteristics of the MCU are such that erasure begins when the memory is ...
Page 16
ST6215C/ST6225C 3.3 OPTION BYTES Each device is available for production in user pro- grammable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts ...
Page 17
CENTRAL PROCESSING UNIT 4.1 INTRODUCTION The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought independent central processor communicating with on-chip I/O, Memory and Pe- ripherals ...
Page 18
ST6215C/ST6225C CPU REGISTERS (Cont’d) The 12-bit length allows the direct addressing of 4096 bytes in Program Space. However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ...
Page 19
CLOCKS, SUPPLY AND RESET 5.1 CLOCK SYSTEM The main oscillator of the MCU can be driven by any of these clock sources: – external clock signal – external AT-cut parallel-resonant crystal – external ceramic resonator – external RC network ...
Page 20
ST6215C/ST6225C CLOCK SYSTEM (Cont’d) 5.1.1 Main Oscillator The oscillator configuration is specified by select- ing the appropriate option in the option bytes (refer to the Option Bytes section of this document). When the CRYSTAL/RESONATOR option is se- lected, it must ...
Page 21
CLOCK SYSTEM (Cont’d) 5.1.2 Oscillator Safeguard (OSG) The Oscillator Safeguard (OSG) feature is a means of dramatically improving the operational integrity of the MCU available when the OSG ENABLED option is selected in the option byte (re- fer ...
Page 22
ST6215C/ST6225C CLOCK SYSTEM (Cont’d) 5.1.3 Low Frequency Auxiliary Oscillator (LFAO) The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system ...
Page 23
LOW VOLTAGE DETECTOR (LVD) The on-chip Low Voltage Detector is enabled by setting a bit in the option bytes (refer to the Option Bytes section of this document). The LVD allows the device to be used without any external ...
Page 24
ST6215C/ST6225C 5.3 RESET 5.3.1 Introduction The MCU can be reset in three ways: A low pulse input on the RESET pin Internal Watchdog reset Internal Low Voltage Detector (LVD) reset 5.3.2 RESET Sequence The basic RESET sequence consists of 3 ...
Page 25
RESET (Cont’d) 5.3.3 RESET Pin The RESET pin may be connected to a device on the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This ...
Page 26
ST6215C/ST6225C RESET (Cont’d) 5.3.4 Watchdog Reset The MCU provides a Watchdog timer function in order to be able to recover from software hang- ups. If the Watchdog register is not refreshed be- fore an end-of-count condition is reached, a Watchdog ...
Page 27
INTERRUPTS The ST6 core may be interrupted by four maska- ble interrupt sources, in addition to a Non Maska- ble Interrupt (NMI) source. The interrupt process- ing flowchart is shown in Figure Maskable interrupts must be enabled by setting ...
Page 28
ST6215C/ST6225C Figure 17. Interrupts Block Diagram NMI I/O PORT REGISTER PA0..PA7 “INPUT WITH INTERRUPT” CONFIGURATION I/O PORT REGISTER PB0..PB7 “INPUT WITH INTERRUPT” PC4..PC7 CONFIGURATION TIMER (TSCR REGISTER) A/D CONVERTER (ADCR REGISTER) 28/105 1 LATCH CLEARED BY H/W ...
Page 29
INTERRUPT RULES MANAGEMENT A Reset can interrupt the NMI and peripheral interrupt routines The Non Maskable Interrupt request has the highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another NMI interrupt. No ...
Page 30
ST6215C/ST6225C 6.5 EXTERNAL INTERRUPTS (I/O Ports) External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the GEN bit is set. These interrupts allow the processor to exit from STOP mode. The ...
Page 31
INTERRUPT HANDLING PROCEDURE The interrupt procedure is very similar to a call pro- cedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context ...
Page 32
ST6215C/ST6225C 6.7 REGISTER DESCRIPTION INTERRUPT OPTION REGISTER (IOR) Address: 0C8h — Write Only Reset status: 00h 7 - LES ESB GEN - Caution: This register is write-only and cannot be accessed by single-bit operations (SET, RES, DEC,...). Bit 7 =Reserved, ...
Page 33
POWER SAVING MODES 7.1 INTRODUCTION To give a large measure of flexibility to the applica- tion in terms of power consumption, two main pow- er saving modes are implemented in the ST6 (see Figure 19). In addition, the Low ...
Page 34
ST6215C/ST6225C 7.2 WAIT MODE The MCU goes into WAIT mode as soon as the WAIT instruction is executed. This has the follow- ing effects: – Program execution is stopped, the microcontrol- ler software can be considered as being in a ...
Page 35
STOP MODE STOP mode is the lowest power consumption mode of the MCU (see Figure The MCU goes into STOP mode as soon as the STOP instruction is executed. This has the follow- ing effects: – Program execution is ...
Page 36
ST6215C/ST6225C STOP MODE (Cont’d) Figure 22. STOP Mode Flowchart EXCTNL 1) VALUE 0 OSCILLATOR Clock to PERIPHERALS Clock to CPU N RESET N INTERRUPT Y Notes: 1. EXCTNL is an option bit. See option byte section for more details. 2. ...
Page 37
NOTES RELATED TO WAIT AND STOP MODES 7.4.1 Exit from Wait and Stop Modes 7.4.1.1 NMI Interrupt It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is active ...
Page 38
ST6215C/ST6225C 8 I/O PORTS 8.1 INTRODUCTION Each I/O port contains pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog in- put (when ...
Page 39
I/O PORTS (Cont’d) Figure 23. I/O Port Block Diagram RESET ST6 INTERNAL BUS TO INTERRUPT TO ADC Table 8. I/O Port Configurations DDR ...
Page 40
ST6215C/ST6225C I/O PORTS (Cont’d) 8.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC) DO NOT USE READ-MODIFY-WRITE INSTRUC- TIONS (SET, RES, INC and DEC) ON PORT DATA REGISTERS IF ANY PIN OF THE ...
Page 41
I/O PORTS (Cont’d) Table 9. I/O Port Option Selections MODE Input DDRx ORx DRx Reset state Input with pull up DDRx ORx DRx Input with pull up with interrupt DDRx ORx DRx 0 1 ...
Page 42
ST6215C/ST6225C I/O PORTS (Cont’d) 8.5 REGISTER DESCRIPTION DATA REGISTER (DR) Port x Data Register DRx with Addresses 0C0h, 0C1h and 0C2h- Read /Write Reset Value: 0000 0000 (00h) 7 DR7 DR6 DR5 DR4 DR3 ...
Page 43
ON-CHIP PERIPHERALS 9.1 WATCHDOG TIMER (WDG) 9.1.1 Introduction The Watchdog timer is used to detect the occur- rence of a software fault, usually generated by ex- ternal interference or by unforeseen logical condi- tions, which causes the application program ...
Page 44
ST6215C/ST6225C WATCHDOG TIMER (Cont’d) 9.1.3 Functional Description The watchdog activation is selected through an option in the option bytes: – HARDWARE Watchdog option After reset, the watchdog is permanently active, the C bit in the WDGR is forced high and ...
Page 45
WATCHDOG TIMER (Cont’d) These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog. For more information on the use of the ...
Page 46
ST6215C/ST6225C WATCHDOG TIMER (Cont’d) 9.1.7 Register Description WATCHDOG REGISTER (WDGR) Address: 0D8h - Read /Write Reset Value: 1111 1110 ( Bits 7:2 = T[5:0] Downcounter bits Caution: These bits are reversed and shifted ...
Page 47
TIMER 9.2.1 Introduction The 8-Bit Timer on-chip peripheral is a free run- ning downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a max- 15 imum count The peripheral may be config- ...
Page 48
ST6215C/ST6225C 8-BIT TIMER (Cont’d) 9.2.3 Counter/Prescaler Description Prescaler The prescaler input can be the internal frequency f divided external clock applied to INT the TIMER pin. The prescaler decrements on the rising edge, depending on the ...
Page 49
TIMER (Cont’d) 9.2.4 Functional Description There are three operating modes, which are se- lected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ...
Page 50
ST6215C/ST6225C 8-BIT TIMER (Cont’d) 9.2.4.2 Event Counter Mode (TOUT = “0”, DOUT = “0”) In this mode, the TIMER pin is the input clock of the Timer prescaler which is decremented on eve- ry rising edge of the input clock ...
Page 51
TIMER (Cont’d) 9.2.5 Low Power Modes Mode Description No effect on timer. WAIT Timer interrupt events cause the device to exit from WAIT mode. Timer registers are frozen except in Event STOP Counter mode (with external clock on TIM- ...
Page 52
ST6215C/ST6225C 8-BIT TIMER (Cont’d) 9.2.7 Register Description PRESCALER COUNTER REGISTER (PSCR) Address: 0D2h - Read/Write Reset Value: 0111 1111 (7Fh) 7 PSCR PSCR PSCR PSCR PSCR Bit 7 = PSCR7: Not used, always read as ...
Page 53
A/D CONVERTER (ADC) 9.3.1 Introduction The on-chip Analog to Digital Converter (ADC) pe- ripheral is a 8-bit, successive approximation con- verter. This peripheral has multiplexed analog in- put channels (refer to device pin out description) that allow the peripheral ...
Page 54
ST6215C/ST6225C A/D CONVERTER (Cont’d) 9.3.3 Functional Description 9.3.3.1 Analog Power Supply The high and low level reference voltage pins are internally connected to the V DD Conversion accuracy may therefore be impacted by voltage drops and noise in the event ...
Page 55
A/D CONVERTER (Cont’d) 9.3.4 Recommendations The following six notes provide additional informa- tion on using the A/D converter. 1.The A/D converter does not feature a sample and hold circuit. The analog voltage to be meas- ured should therefore be stable ...
Page 56
ST6215C/ST6225C A/D CONVERTER (Cont’d) 9.3.5 Low Power Modes Mode Description No effect on A/D Converter. ADC interrupts WAIT cause the device to exit from Wait mode. STOP A/D Converter disabled. Note: The A/D converter may be disabled by clear- ing ...
Page 57
INSTRUCTION SET 10.1 ST6 ARCHITECTURE The ST6 architecture has been designed for max- imum efficiency while keeping byte usage to a minimum; in short, to provide byte-efficient pro- gramming. The ST6 core has the ability to set or clear ...
Page 58
ST6215C/ST6225C 10.3 INSTRUCTION SET The ST6 offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be di- vided into six different types: load/store, arithme- tic/logic, conditional branch, control instructions, ...
Page 59
INSTRUCTION SET (Cont’d) Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, de- pending on the addressing mode, the other can be ...
Page 60
ST6215C/ST6225C INSTRUCTION SET (Cont’d) Conditional Branch. Branch instructions perform a branch in the program when the selected condi- tion is met. Bit Manipulation Instructions. These instruc- tions can handle any bit in Data space memory. One group either sets or ...
Page 61
Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6 LOW 0 1 0000 0001 HI 2 JRNZ 4 CALL abc 0000 1 pcr 2 ext 1 2 JRNZ 4 ...
Page 62
ST6215C/ST6225C Opcode Map Summary (Continued) LOW 8 9 1000 1001 HI 2 JRNZ abc 0000 1 pcr 2 ext 1 2 JRNZ abc 0001 1 pcr 2 ext 1 2 ...
Page 63
ELECTRICAL CHARACTERISTICS 11.1 PARAMETER CONDITIONS Unless otherwise specified, all voltages are re- ferred 11.1.1 Minimum and Maximum Values Unless otherwise specified the minimum and max- imum values are guaranteed in the worst condi- tions of ...
Page 64
ST6215C/ST6225C 11.2 ABSOLUTE MAXIMUM RATINGS Stresses above those listed as “absolute maxi- mum ratings” may cause permanent damage to the device. This is a stress rating only and func- tional operation of the device under these condi- 11.2.1 Voltage Characteristics ...
Page 65
OPERATING CONDITIONS 11.3.1 General Operating Conditions Symbol Parameter V Supply voltage DD f Oscillator frequency OSC V Operating Supply Voltage DD T Ambient temperature range A Notes oscillator frequency above 1.2MHz is recommended for reliable A/D results. ...
Page 66
ST6215C/ST6225C OPERATING CONDITIONS (Cont’d) 11.3.2 Operating Conditions with Low Voltage Detector (LVD) Subject to general operating conditions for V Symbol Parameter Reset release threshold V IT+ (V rise) DD Reset generation threshold V IT- (V fall LVD voltage ...
Page 67
SUPPLY CURRENT CHARACTERISTICS The following current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock source current consumption. To get the total de- 11.4.1 RUN Modes Symbol Parameter Supply ...
Page 68
ST6215C/ST6225C SUPPLY CURRENT CHARACTERISTICS (Cont’d) 11.4.2 WAIT Modes Symbol Parameter Supply current in WAIT mode Option bytes not programmed (see Figure 44) Supply current in WAIT mode Option bytes programmed to 00H (see Figure 45) Supply current in WAIT mode ...
Page 69
SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 44. Typical I in WAIT programmed IDD [µA] 800 8MHz 1M 700 4MHz 32KHz 2MHz 600 500 400 300 200 100 VDD [V] Figure 45. Typical I in WAIT ...
Page 70
ST6215C/ST6225C SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 46. Typical I in WAIT IDD [µA] 600 8MHz 1M 4MHz 32KHz 500 2MHz 400 300 200 100 VDD [V] 70/105 1 and Temperature for ROM devices CPU ...
Page 71
SUPPLY CURRENT CHARACTERISTICS (Cont’d) 11.4.3 STOP Mode Symbol Parameter Supply current in STOP mode I DD (see Figure 47 & Figure Notes: 1. Typical data are based on V =5. All I/O pins in input with ...
Page 72
ST6215C/ST6225C SUPPLY CURRENT CHARACTERISTICS (Cont’d) 11.4.4 Supply and Clock System The previous current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock Symbol Parameter Supply current of RC oscillator I ...
Page 73
CLOCK AND TIMING CHARACTERISTICS Subject to general operating conditions for V 11.5.1 General Timings Symbol Parameter t Instruction cycle time c(INST) Interrupt reaction time t v(IT v(IT) c(INST) 11.5.2 External Clock Source Symbol Parameter ...
Page 74
ST6215C/ST6225C CLOCK AND TIMING CHARACTERISTICS (Cont’d) 11.5.3 Crystal and Ceramic Resonator Oscillators The ST6 internal clock can be supplied with sever- al different Crystal/Ceramic resonator oscillators. Only parallel resonant crystals can be used. All the information given in this paragraph ...
Page 75
CLOCK AND TIMING CHARACTERISTICS (Cont’d) 11.5.4 RC Oscillator The ST6 internal clock can be supplied with an external RC oscillator. Depending on the accuracy of the frequency is about 20 may not be suitable for some applications. Symbol ...
Page 76
ST6215C/ST6225C CLOCK AND TIMING CHARACTERISTICS (Cont’d) Figure 52. Typical RC Oscillator frequency vs Rnet=22KOhm fosc [MHz] Rnet=47KOhm 12 Rnet=100KOhm 10 Rnet=220KOhm 8 Rnet=470KOhm VDD [V] 11.5.5 Oscillator Safeguard (OSG) and Low Frequency ...
Page 77
MEMORY CHARACTERISTICS Subject to general operating conditions for V 11.6.1 RAM and Hardware Registers Symbol Parameter 1) V Data retention RM 11.6.2 EPROM Program Memory Symbol Parameter 2) t Data retention ret Figure 55. EPROM Retention Time vs. Temperature ...
Page 78
ST6215C/ST6225C 11.7 EMC CHARACTERISTICS Susceptibility tests are performed on a sample ba- sis during product characterization. 11.7.1 Functional EMS (Electro Magnetic Susceptibility) Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is ...
Page 79
EMC CHARACTERISTICS (Cont’d) 11.7.2 Absolute Electrical Sensitivity Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, re- fer ...
Page 80
... Dynamic latch-up class Notes: 1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC spec- ifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard). ...
Page 81
EMC CHARACTERISTICS (Cont’d) 11.7.3 ESD Pin Protection Strategy To protect an integrated circuit against Electro- Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit el- ements. The stress generally affects the circuit el- ements ...
Page 82
ST6215C/ST6225C 11.8 I/O PORT PIN CHARACTERISTICS 11.8.1 General Characteristics Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys I Input leakage current ...
Page 83
I/O PORT PIN CHARACTERISTICS (Cont’d) 11.8.2 Output Driving Current Subject to general operating conditions for V Symbol Parameter Output low level voltage for a standard I/O pin (see Figure 63 and Figure Output low level voltage for ...
Page 84
ST6215C/ST6225C I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 65. Typical Voh [V] at Vdd=5V 4.5 3.5 Figure 66. Typical Vol [mV] at Iio=2mA Ta=-40°C 350 Ta=25°C 300 250 200 150 3 ...
Page 85
I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 68. Typical Voh [V] at Iio=-2mA VDD [V] Voh [V] at Iio=-5mA Ta=-40°C Ta=95°C 3 Ta=25°C Ta=125° ...
Page 86
ST6215C/ST6225C 11.9 CONTROL PIN CHARACTERISTICS 11.9.1 Asynchronous RESET Pin Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys R Weak pull-up equivalent ...
Page 87
CONTROL PIN CHARACTERISTICS (Cont’d) Figure 70. Typical Application with RESET pin 0.1 F 4.7k EXTERNAL RESET 7) CIRCUIT 0.1 F 11.9.2 NMI Pin Subject to general operating conditions for V Symbol Parameter V Input low level ...
Page 88
ST6215C/ST6225C CONTROL PIN CHARACTERISTICS (Cont’d) 11.10 TIMER PERIPHERAL CHARACTERISTICS Subject to general operating conditions for and T unless otherwise specified. OSC A 11.10.1 Watchdog Timer Symbol Parameter t Watchdog time-out duration w(WDG) 11.10.2 8-Bit Timer Symbol Parameter ...
Page 89
ADC CHARACTERISTICS Subject to general operating conditions for V Symbol Parameter f Clock frequency OSC V Conversion range voltage AIN R External input resistor AIN t Total convertion time ADC 4) t Stabilization time STAB Analog input current ...
Page 90
ST6215C/ST6225C 8-BIT ADC CHARACTERISTICS (Cont’d) ADC Accuracy Symbol Parameter |E | Total unadjusted error Offset error Gain Error Differential linearity error Integral linearity error L Notes: 1. Negative ...
Page 91
GENERAL INFORMATION 12.1 PACKAGE MECHANICAL DATA Figure 74. 28-Pin Plastic Dual In-Line Package, 600-mil Width Figure 75. 28-Pin Plastic Small Outline Package, 300-mil Width ...
Page 92
ST6215C/ST6225C PACKAGE MECHANICAL DATA (Cont’d) Figure 76. 28-Pin Ceramic Side-Brazed Dual In-Line Package Figure 77. 28-Pin Plastic Shrink Small Outline Package 92/105 1 CDIP28W inches Dim. Min Typ Max ...
Page 93
THERMAL CHARACTERISTICS Symbol Package thermal resistance (junction to ambient) DIP28 R thJA SO28 SSOP28 P Power dissipation D T Maximum junction temperature Jmax Notes: 1. The power dissipation is obtained from the formula P and P is the port ...
Page 94
ST6215C/ST6225C 12.3 SOLDERING AND GLUEABILITY INFORMATION Recommended soldering information given only as design guidelines in Figure 78 Figure 78. Recommended Wave Soldering Profile (with 37% Sn and 63% Pb) 250 200 150 Temp. [°C] 100 PREHEATING PHASE ...
Page 95
PACKAGE/SOCKET FOOTPRINT PROPOSAL Table 22. Suggested List of DIP28 Socket Types Package / Probe DIP28 TEXTOOL Table 23. Suggested List of SO28 Socket Types Package / Probe ENPLAS SO28 YAMAICHI Adapter from SO28 to DIP28 footprint EMU PROBE (delivered ...
Page 96
... ST6215C/ST6225C 12.5 ORDERING INFORMATION The following section deals with the procedure for transfer of customer codes to STMicroelectronics Figure 80. ST6 Factory Coded Device Types ST62T25CB6/CCC 96/105 1 and also details the ST6 factory coded device type. ROM code Temperature code: 1: Standard 0 to +70 °C 3: Automotive -40 to +125 °C 6: Industrial -40 to +85 ° ...
Page 97
... They offer the same functionality as OTP devices, but they do not have to be programmed by the customer. The customer code must be sent to STMicroelectronics in the same way as for ROM devices. The FASTROM option list has the same options as defined in the programmable option byte of the OTP version. It also offers an identifier option ...
Page 98
ST6215C/ST6225C TRANSFER OF CUSTOMER CODE (Cont’d) 12.6.2 ROM Version The ST6215C/25C are mask programmed ROM version of ST62T15C,T25C OTP devices. They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte ...
Page 99
... Enabled [ ] Disabled [ ] Enabled [ ] Disabled [ ] Quartz crystal / Ceramic resonator [ ] RC network [ ] Enabled [ ] Disabled [ ] Enabled Fuse is blown by STMicroelectronics [ ] Fuse can be blown by the customer [ ] Disabled [ ] Enabled [ ] Disabled [ ] Enabled [ ] Disabled [ ] Enabled [ ] Disabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 100
... ELECTRONICS STAG PROGRAMMERS SYSTEM GENERAL CORP TRIBAL MICROSYSTEMS XELTEK Note 1: For latest information on third party tools, please visit our Internet site: 100/105 1 tain from the STMicroelectronics Internet site: http://mcu.st.com. Designation ST Sales Type STREALIZER-II ST6RAIS-SWC/ Web site address http://www.actum.com/ http://www.ceibo.com/ http://www ...
Page 101
... In-circuit powerful emula- ST6 HDS2 Emulator tion features including trace/ logic analyzer ST6 EPROM No Programmer Board Table 27. Dedicated STMicroelectronics Development Tools Supported Products ST6215C and ST6225C Programming Capability Yes (DIP packages only) No Yes (All packages except SSOP) ST6 Starter Kit ...
Page 102
ST6215C/ST6225C 14 ST6 APPLICATION NOTES IDENTIFICATION MOTOR CONTROL AN392 MICROCONTROLLER AND TRIACS ON THE 110/240V MAINS AN414 CONTROLLING A BRUSH DC MOTOR WITH AN ST6265 MCU AN416 SENSORLESS MOTOR DRIVE WITH THE ST62 MCU + TRIAC AN422 IMPROVES UNIVERSAL MOTOR ...
Page 103
IDENTIFICATION AN913 PWM GENERATION WITH ST62 16-BIT AUTO-RELOAD TIMER AN914 USING ST626X SPI AS UART AN1016 ST6 USING THE ST623XB/ST628XB UART AN1050 ST6 INPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER AN1127 USING THE ST62T6XC/5XC SPI IN MASTER MODE GENERAL MCUS ...
Page 104
... Description of the changes between the current release of the specification and the previous one. Revision Removed references to 32768 clock cycle delay in 3.3 Changed note 2 in Section 11.6.2 on page mability GET MORE INFORMATION To get the latest information on this product please use the STMicroelectronics web server. http://mcu.st.com/ 104/105 1 Main Changes Section 5 and in Section 7 ...
Page 105
... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics ...