TDA7492P STMicroelectronics, TDA7492P Datasheet - Page 20

IC, AMP, AUDIO, CLASS D, 36POWERSO

TDA7492P

Manufacturer Part Number
TDA7492P
Description
IC, AMP, AUDIO, CLASS D, 36POWERSO
Manufacturer
STMicroelectronics
Datasheet

Specifications of TDA7492P

Amplifier Class
D
No. Of Channels
2
Supply Voltage Range
8V To 26V
Load Impedance
8ohm
Operating Temperature Range
0°C To +70°C
Amplifier Case Style
PowerSO
No. Of Pins
36
Svhc
No SVHC
Output Power
25W
Thd + N
0.1% @ 1W, 8ohm, VCC=20V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA7492P
Manufacturer:
st
Quantity:
35
Part Number:
TDA7492P
Manufacturer:
ST
0
Part Number:
TDA7492P
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
TDA7492P
Quantity:
3
Company:
Part Number:
TDA7492P
Quantity:
20
Part Number:
TDA7492P13TR
Manufacturer:
ST
0
Part Number:
TDA7492P13TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
TDA7492P13TR
0
Part Number:
TDA7492PE
Manufacturer:
ST
0
Part Number:
TDA7492PE
Manufacturer:
ST
Quantity:
20 000
Part Number:
TDA7492PETR
Manufacturer:
ST
0
Part Number:
TDA7492PETR
Manufacturer:
ST
Quantity:
20 000
Applications information
6.4
6.4.1
6.4.2
20/26
Internal and external clocks
The clock of the class-D amplifier can be generated internally or can be driven by an
external source.
If two or more class-D amplifiers are used in the same system, it is recommended that all
devices operate at the same clock frequency. This can be implemented by using one
TDA7492P as master clock, while the other devices are in slave mode (that is, externally
clocked. The clock interconnect is via pin SYNCLK of each device. As explained below,
SYNCLK is an output in master mode and an input in slave mode.
Master mode (internal clock)
Using the internal oscillator, the output switching frequency, f
resistor, R
where R
In master mode, pin SYNCLK is used as a clock output pin, whose frequency is:
For master mode to operate correctly then resistor R
below in
Slave mode (external clock)
In order to accept an external clock input the pin ROSC must be left open, that is, floating.
This forces pin SYNCLK to be internally configured as an input as given in
The output switching frequency of the slave devices is:
Table 8.
Figure 24. Master and slave connection
Master
Slave
s
f
f
f
SW
SYNCLK
SW
OSC
= 10
Table
= f
OSC
SYNCLK
Mode
How to set up SYNCLK
Cosc
100 nF
is in kΩ.
= 2 * f
6
, connected to pin ROSC:
8.
/ ((16 * R
SW
/ 2
ROSC
OSC
TDA7492P
Master
Rosc
39 kΩ
+ 182) * 4) kHz
Doc ID 15068 Rev 3
R
Floating (not connected)
SYNCLK
OSC
Output
< 60 kΩ
ROSC
OSC
SYNCLK
must be less than 60 kΩ as given
Input
TDA7492P
SW
Slave
Output
Input
, is controlled by the
ROSC
SYNCLK
Table
TDA7492P
8.

Related parts for TDA7492P