DAC124S085CIMM National Semiconductor, DAC124S085CIMM Datasheet - Page 3

IC,D/A CONVERTER,QUAD,12-BIT,CMOS,TSSOP,10PIN

DAC124S085CIMM

Manufacturer Part Number
DAC124S085CIMM
Description
IC,D/A CONVERTER,QUAD,12-BIT,CMOS,TSSOP,10PIN
Manufacturer
National Semiconductor
Datasheet

Specifications of DAC124S085CIMM

Rohs Compliant
NO
Number Of Channels
4
Resolution
12b
Interface Type
SER 3W SPI QSPI UW
Single Supply Voltage (typ)
3.3/5V
Dual Supply Voltage (typ)
Not RequiredV
Settling Time
8.5us
Architecture
Resistor-String
Power Supply Requirement
Single
Output Type
Voltage
Single Supply Voltage (min)
2.7V
Single Supply Voltage (max)
5.5V
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
10
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC124S085CIMM
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DAC124S085CIMM/NOPB
Manufacturer:
ADI
Quantity:
9 712
Part Number:
DAC124S085CIMMX
Manufacturer:
TI
Quantity:
6 000
Part Number:
DAC124S085CIMMX
Manufacturer:
NS/国半
Quantity:
20 000
Pin Descriptions
Pin No.
MSOP
LLP
10
11
1
2
3
4
5
6
7
8
9
(LLP only)
Symbol
V
SYNC
V
V
V
V
SCLK
GND
PAD
OUTC
OUTD
REFIN
D
OUTA
OUTB
V
IN
A
Analog Output
Analog Output
Analog Output
Analog Output
Analog Input
Digital Input
Digital Input
Digital Input
Ground
Ground
Supply
Type
Power supply input. Must be decoupled to GND.
Channel A Analog Output Voltage.
Channel B Analog Output Voltage.
Channel C Analog Output Voltage.
Channel D Analog Output Voltage.
Ground reference for all on-chip circuitry.
Unbuffered reference voltage shared by all channels. Must be decoupled
to GND.
Serial Data Input. Data is clocked into the 16-bit shift register on the falling
edges of SCLK after the fall of SYNC.
Frame synchronization input for the data input. When this pin goes low,
it enables the input shift register and data is transferred on the falling
edges of SCLK. The DAC is updated on the 16th clock cycle unless
SYNC is brought high before the 16th clock, in which case the rising edge
of SYNC acts as an interrupt and the write sequence is ignored by the
DAC.
Serial Clock Input. Data is clocked into the input shift register on the
falling edges of this pin.
Exposed die attach pad can be connected to ground or left floating.
Soldering the pad to the PCB offers optimal thermal performance and
enhances package self-alignment during reflow.
3
Description
www.national.com

Related parts for DAC124S085CIMM