EVK-CONNECT-017 DENSITRON, EVK-CONNECT-017 Datasheet
EVK-CONNECT-017
Specifications of EVK-CONNECT-017
Related parts for EVK-CONNECT-017
EVK-CONNECT-017 Summary of contents
Page 1
... OLED DISPLAY MODULE PRODUCT DD-12864YO-1A/5A/7A with EVK board NUMBER Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data Application Notes ...
Page 2
... TIMING CHARACTERISTICS .................................................................................... 6 3 MPU ERIES PARALLEL INTERFACE 3.2 6800 S MPU ERIES PARALLEL INTERFACE 4 CONNECTION BETWEEN OLED AND EVK ........................................................... 8 5 POWER DOWN AND POWER UP SEQUENCE...................................................... 10 6 HOW TO USE THE DD-12864YO-1A ........................................................................ 11 6 ECOMMENDED NITIAL CODE DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data ...
Page 3
... REVISION RECORD Rev. Date Page Chapt May A 2008 DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data Comment First Issue REV. A ECR no. Page ...
Page 4
... EVK Schematic DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data REV. A Page ...
Page 5
... VSL: This pin is the output pin for the voltage output low level for SEG signals. A capacitor should be connected between this pin and Vss. NC: These pins should be left open individually. DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data 8080 Parallel Interface REV ...
Page 6
... Timing characteristics 3.1 80 Series MPU parallel interface Figure 1: 80-series MPU parallel interface characteristics Table 1: 80-Series MPU Parallel Interface Timing Characteristics DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data REV. A Page ...
Page 7
... Series MPU parallel interface Table 2: 6800-Series MPU Parallel Interface Timing Characteristics DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data REV. A Page ...
Page 8
... Connection Between OLED and EVK Figure 1 EVK PCB and DD-12864YO-1A Module The DD-12864YO-1A is TAB+FPC) type module, please refer to figure 1 & 2. User can use leading wire to connect EVK with customers systems. The example shown in Fig 3. DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data REV ...
Page 9
... Figure 2 the combination of the module and EVK Figure 3 EVK with test platform Note OLED high voltage supply Note logic voltage supply Note 3: Those are leading wire connect to control board. Those are data pin (D0~D7) Note 4: Those are leading wore connect to control board. Those are control pin. (A0,CSB, ...
Page 10
... So that the panel has enough time to charge up or discharge before/ after operation. DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data REV. A Page ...
Page 11
... How to use the DD-12864YO-1A/5A/7A Reset Driver Initial code Display On Clear RAM DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data IC RES#=0; Delay 10ms; RES#=1 Driver IC Start Display REV. A Suggest all registers set again Page ...
Page 12
... Fill_RAM(0x00); Set_Display_On_Off(0x01); } DD-12864YO-1A/5A/7A Product No. Copyright ©2008 DENSITRON TECHNOLOGIES plc. All rights reserved. – Proprietary Data // Display Off (0x00/0x01) // Set Clock as 135 Frames/Sec // 1/64 Duty (0x0F~0x5F) // Shift Mapping RAM Counter (0x00~0x5F) // Set Mapping RAM Display Start Line // Disable Embedded DC/DC Converter ...