TLC5946EVM-274

Manufacturer Part NumberTLC5946EVM-274
DescriptionDevelopment Tool
ManufacturerTexas Instruments
TLC5946EVM-274 datasheet
 

Specifications of TLC5946EVM-274

Silicon Core NumberTLC5946FeaturesSchmitt Buffer Input, Extended Serial Interface, CMOS Level I/O
Tool / Board ApplicationsLED DriversSupported DevicesTLC5946
Development Tool TypeEvaluation Module  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Page 15/40

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
..........................................................................................................................................................
MSB
95
90
DC 15.5
DC 5.
1 0
DC OUT15
Figure 23. Dot Correction Serial Data Configuration
GRAYSCALE (GS) FUNCTION (PWM Operation)
The pulse width modulation (PWM) operation is controlled by a 12-bit grayscale counter that is clocked on each
rising edge of the grayscale reference clock (GSCLK). The counter is reset to zero when the BLANK signal is set
high. The counter value is held at zero while BLANK is high, even if the GSCLK input toggles high and low. After
the falling edge of BLANK, the counter increments with each rising edge of GSCLK. Any constant current sink
output (OUT0 through OUT15) with a non-zero value in its corresponding grayscale latch starts to sink current
after the first rising edge of GSCLK following a high-to-low transition of BLANK. The internal counter keeps track
of the number of GSCLK pulses. Each output channel stays on as long as the internal counter is equal to or less
than the respective output GS data. Each channel turns off at the rising edge of GSCLK when the grayscale
counter value is larger than the grayscale latch value.
For example, an output that has a grayscale latch value of '1' turns on at the first rising edge of GSCLK after
BLANK goes low. It turns off at the second rising edge of GSCLK.
When the counter becomes FFFh, the counter stops and output does not turn on until the next grayscale cycle.
Pulling BLANK high before the counter becomes FFFh immediately resets the counter to zero.
BL
AN
K
GSCLK
OFF
OUTn
(GS Data = 0d)
OFF
OUTn
(GS Data = 1d)
OUTn
(GS Data = 2d)
OUTn
(GS Data = 4094d)
OUTn
(GS Data = 4095d)
Copyright © 2008, Texas Instruments Incorporated
89
6
DC 14.5
D 1.0
C
DC OU 14 to DC
T
OUT1
Figure 24
1
2
3
4095
t
= t
1
OUTON
GSCLK
´
ON
t
= t
2
OUTON
GSCLK
´
t
= t
4094
OUTON
GSCLK
´
t
= t
4095
OUTON
GSCLK
´
Figure 24. PWM Output Timing
Product Folder Link(s):
TLC5946
TLC5946
SLVS824B – MARCH 2008 – REVISED JUNE 2008
LSB
5
0
D 0.5
C
D 0.0
C
DC OUT0
shows the PWM output timing.
4096
Submit Documentation Feedback
15