HW-V5-ML505-UNI-G Xilinx Inc, HW-V5-ML505-UNI-G Datasheet
HW-V5-ML505-UNI-G
Specifications of HW-V5-ML505-UNI-G
Related parts for HW-V5-ML505-UNI-G
HW-V5-ML505-UNI-G Summary of contents
Page 1
ML505/ML506/ML507 Getting Started Tutorial For ML505/ML506/ML507 Evaluation Platforms UG348 (v3.0.3) June 18, 2009 R PN 0402745-01 ...
Page 2
Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit ...
Page 3
Table of Contents Preface: About This Guide Additional Documentation Additional Support Resources Typographical Conventions Online Document . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
RTTTL Specification ML50x Demonstrations in Linear Flash Linear Flash LCD Demonstration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
R About This Guide The ML505/ML506/ML507 Getting Started Tutorial provides step-by-step instructions for setting up and using the Virtex®-5 FPGA ML505, ML506, and ML507 Evaluation Platforms (referred to as the ML50x board in this guide). The ML50x board comes with ...
Page 6
Preface: About This Guide • Virtex-5 FPGA Tri-Mode Ethernet Media Access Controller This guide describes the dedicated Tri-Mode Ethernet Media Access Controller available in the Virtex-5 LXT, SXT, and FXT platforms. • Virtex-5 FPGA Integrated Endpoint Block User Guide for ...
Page 7
R Typographical Conventions This document uses the following typographical conventions. An example illustrates each convention. Convention Italic font Underlined Text Online Document The following conventions are used in this document: Convention Blue text Red text Blue, underlined text ML505/ML506/ML507 Getting ...
Page 8
Preface: About This Guide 8 www.xilinx.com ML505/ML506/ML507 Getting Started Tutorial R UG348 (v3.0.3) June 18, 2009 ...
Page 9
... ML505, ML506 and ML507. See the ML505/ML506/ML507 Known Issues Web page for pertinent board and tools related answer records. Related Xilinx Documents Prior to using the ML50x Evaluation Platform, users should be familiar with Xilinx resources. See following locations for additional documentation on Xilinx tools and solutions: • EDK: www.xilinx.com/edk • ...
Page 10
Board Setup Board Setup 1. Position the ML50x board so the Xilinx logo is in the lower left corner. 2. Make sure the power switch located in the upper right corner is in the OFF position. 3. Locate the CF ...
Page 11
R 4. Connect the AC power cord to the power supply brick. Plug the power supply adapter cable into the ML50x board. Plug in the power supply to AC power. 5. Set SW3, the configuration address and mode DIP switch, ...
Page 12
Board Setup Use the pull-down menu to set the COM1 properties ♦ Bits per second = 9600 ♦ Data bits = 8 ♦ Parity = None ♦ Stop bits = 1 ♦ Flow control = None Click OK → OK ...
Page 13
R 9. For Character delay, enter 20. 10. Click OK → accept the settings. 11. Connect the DVI monitor or the VGA monitor with DVI-to-VGA adapter to the board, if available. 12. Turn on the ML50x board’s main ...
Page 14
ML50x Demonstrations in System ACE CF ML50x Demonstrations in System ACE CF Bootloader Demonstrations To select configuration using System ACE CF, set the configuration address and mode DIP switch (8-position DIP switch) to 00010101. To return to the ML50x Bootloader ...
Page 15
R Virtex-5 FPGA Slide Show Location System ACE configuration address 1. From the Bootloader menu, select option 1 to start the Virtex-5 FPGA Slide Show demonstration. Description This demonstration displays a sequence of picture files stored on the CF card ...
Page 16
ML50x Demonstrations in System ACE CF Web Server (ML505/ML506 - Using Soft Ethernet MAC IP Core) Location System ACE configuration address 2. From the Bootloader menu, select option 2 to start the Web Server demonstration. Description In this demonstration, an ...
Page 17
R ♦ Select Use the following IP address: (see ♦ Enter this information: IP address = 1.2.3.9 and Subnet mask = 255.0.0.0 Click OK → accept settings ♦ 3. Make sure the connection is running ...
Page 18
ML50x Demonstrations in System ACE CF Web Server (ML507 - Using Integrated Tri-Mode Ethernet MAC Block) Location System ACE configuration address 2. From the Bootloader menu, select option 2 to start the Web Server demonstration. Description In this demonstration, an ...
Page 19
R ♦ Select Use the following IP address: (see ♦ Enter this information: IP address = 192.168.1.10 and Subnet mask = 255.255.255.0 Click OK → accept settings ♦ 3. Make sure the connection is running ...
Page 20
ML50x Demonstrations in System ACE CF Simon Game Location System ACE configuration address 3. From the Bootloader menu, select option 3 to start the Simon game demonstration. Description This demonstration displays the Simon game both through the DVI port and ...
Page 21
R Board Verification Using XROM Location System ACE configuration address 4. From the Bootloader menu, select option 4 to start the XROM application. Description The XROM application performs board diagnostics and testing. Instructions On the terminal window associated with the ...
Page 22
ML50x Demonstrations in System ACE CF USB Location System ACE configuration address 5. From the Bootloader menu, select option 5 to start the USB demonstration. Description This demonstration uses the processor and the USB controller chip on the ML50x board ...
Page 23
... OK. 2. Change directory to your lab directory. Type cd <LAB_DIR>. In this directory, there is a bitstream called button_led_test_hw.bit. This program tests the GPIO DIP switches and pushbuttons. 3. Convert this bitstream to an ACE file. On one line, type: xmd -tcl ./genace.tcl -jprog -hw button_led_test_hw.bit -board ml505 -ace my_button_led_test_hw ...
Page 24
ML50x Demonstrations in System ACE CF Ring Tone Player Location System ACE configuration address 7. From the Bootloader menu, select option 7 to start the demonstration of the Ring Tone Player program. Description This program inputs a Ringing Tones Text ...
Page 25
R RTTTL Specification The RTTTL specification denotes the ring tone with a string containing three fields separated by a colon. Name Field < The following is an example of an RTTTL ring tone using the fields and parameters defined in ...
Page 26
... This exercise shows you how to store your own design into linear flash and how to program it onto the FPGA using the Embedded Development Kit (EDK) GUI. A bitstream with a flash memory interface is provided in the Flashwriter is used to demonstrate how to overwrite the contents of the linear flash . To program your own bit file into linear flash: 1. ...
Page 27
R impact -batch etc/download.cmd 7. Program the linear flash at a specific configuration location GUI menu, select Device Configuration → Program Flash Memory Enter the path of the flash image: < LAB_DIR Set the Flash Memory Properties, Instance Name to ...
Page 28
ML50x Demonstrations in Platform Flash ML50x Demonstrations in Platform Flash The Platform Flash PROM contains advanced features, such as revision control, and is a convenient and easy-to-use method of configuring FPGAs. The Platform Flash on the ML50x board can hold ...
Page 29
R 3. Select from the menu presented on the serial terminal to run various diagnostic tests. My Own Platform Flash Image Demonstration Description This exercise shows you how to store your own design revision into the non-volatile Platform Flash configuration ...
Page 30
ML50x Demonstrations in SPI Flash ML50x Demonstrations in SPI Flash SPI Flash memory can be used for FPGA configuration or to hold user data. The SPI Flash on the ML50x board contains the following bitstreams: • “SPI Flash Hello Demonstration” ...
Page 31
... UG192, Virtex-5 FPGA System Monitor User Guide. 15. UG195, Virtex-5 FPGA Packaging and Pinout Specification. Documents supporting 16. UG111, Embedded System Tools Reference Manual 17. UG683, EDK Concepts, Tools, and Techniques. 18. UG081, MicroBlaze Processor Reference Guide. 19. UG643, OS and Libraries Document Collection ML505/ML506/ML507 Getting Started Tutorial UG348 (v3.0.3) June 18, 2009 > ...