08055E104MAT2A AVX Corporation, 08055E104MAT2A Datasheet
08055E104MAT2A
Specifications of 08055E104MAT2A
Related parts for 08055E104MAT2A
08055E104MAT2A Summary of contents
Page 1
... Insulation Resistance (+25°C, RVDC) Dielectric Strength Test Voltage Test Frequency 12 Z5U formulations are “general-purpose” ceramics which are meant primarily for use in limited temperature applications where small size and cost are important. Z5U show wide variations in capacitance under influence of environmental and electrical operating conditions. ...
Page 2
... Standard Sizes ** For additional information on performance changes with operating conditions consult AVX’s software SpiCap. +50 +55 +65 +85 1 MHz 10 MHz Variation of Impedance with Ceramic Formulation +60 +70 +80 25V .01µF - .047µF .01µF - .12µF .01µF - .33µF .01µF - .56µF .01µF - .56µF .01µ ...
Page 3
Z5U Dielectric Capacitance Range PREFERRED SIZES ARE SHADED SIZE Standard Reel Packaging MM (L) Length (in.) MM (W) Width (in.) MM (T) Max. Thickness (in.) MM (t) Terminal (in.) WVDC Cap .010 (µF) .012 .015 .018 .022 .027 .033 .039 ...
Page 4
Z5U Dielectric Capacitance Range PREFERRED SIZES ARE SHADED SIZE Standard Reel Packaging Length (in.) MM (W) Width (in.) MM (T) Max. Thickness (in.) MM (t) Terminal (in.) WVDC Cap .010 (µF) .012 .015 .018 .022 .027 .033 ...
Page 5
... XI. Equivalent Series Resistance (ohms) XII. Power Loss (watts) XIII. KVA (Kilowatts) XIV. Temperature Characteristic (ppm/°C) XV. Cap Drift (%) XVI. Reliability of Ceramic Capacitors XVII. Capacitors in Series (current the same) XVIII. Capacitors in Parallel (voltage the same) XIX. Aging Rate (phase angle) XX. Decibels ...
Page 6
How to Order Part Number Explanation EXAMPLE: 08055A101JAT2A 0805 5 A Size Dielectric (L" x W") C0G (NP0 0402 X7R = C 0504 X5R = D 0603 Z5U = E 0805 Y5V = G 1005 0907 1206 1210 ...
Page 7
General Specifications Environmental THERMAL SHOCK Specification Appearance No visual defects Capacitance Variation C0G (NP0): ± 2.5% or ± .25pF, whichever is greater X7R: ≤ ± 7.5% Z5U: ≤ ± 20% Y5V: ≤ ± 20% Q, Tan Delta To meet initial ...
Page 8
General Specifications Environmental STEADY STATE HUMIDITY (No Load) Specification Appearance No visual defects Capacitance Variation C0G (NP0): ± ± .5pF, whichever is greater X7R: ≤ ± 10% Z5U: ≤ ± 30% Y5V: ≤ ± 30% Q, Tan Delta ...
Page 9
General Specifications Mechanical END TERMINATION ADHERENCE Specification No evidence of peeling of end terminal Measuring Conditions After soldering devices to circuit board apply 5N (0.51kg f) for 10 ± 1 seconds, please refer to Figure 1. 5N FORCE DEVICE UNDER ...
Page 10
... European Detail Specifications CECC 32 101-801/Chips Standard European Ceramic Chip Capacitors PART NUMBER (example) 0805 5 C Size Voltage Dielectric (L" x W") 50V = 100V = 1 2R1 = C 200V = 2 2F4 = G RANGE OF APPROVED COMPONENTS Case Dielectric Size Type 1BCG 0603 1B CG 0805 1B CG 1206 1B CG 1210 1B CG ...
Page 11
Packaging of Chip Components Automatic Insertion Packaging TAPE & REEL QUANTITIES All tape and reel specifications are in compliance with RS481. Paper or Embossed Carrier Embossed Only Paper Only Qty. per Reel/7" Reel Qty. per Reel/13" Reel (1) Dependent on ...
Page 12
Embossed Carrier Configuration 8 & 12mm Tape Only 8 & 12mm Embossed Tape Metric Dimensions Will Govern CONSTANT DIMENSIONS Tape Size +0.10 8mm 8.4 1.75 ± 0.10 -0.0 +.004 (.059 ) (.069 ± .004) (.157 ± .004) ...
Page 13
Paper Carrier Configuration 8 & 12mm Tape Only 8 & 12mm Paper Tape Metric Dimensions Will Govern CONSTANT DIMENSIONS Tape Size +0.1 8mm 1.5 1.75 ± 0.10 -0.0 (.059 +.004 ) (.069 ± .004) and -.000 12mm ...
Page 14
Bulk Case Packaging BENEFITS • Easier handling • Smaller packaging volume (1/20 of T/R packaging) • Easier inventory control • Flexibility • Recyclable CASE DIMENSIONS Shutter Slider 12mm 36mm 110mm Attachment Base CASE QUANTITIES Part Size Qty. (pcs / cassette) ...
Page 15
... General Description Basic Construction – A multilayer ceramic (MLC) capaci- tor is a monolithic block of ceramic containing two sets of offset, interleaved planar electrodes that extend to two opposite surfaces of the ceramic dielectric. This simple Ceramic Layer Formulations – Multilayer ceramic capacitors are available in both Class 1 and Class 2 formulations. Temperature ...
Page 16
... Curve 2 factor versus time. A typical curve of aging rate for semi- stable ceramics is shown in Figure Class 2 ceramic capacitor that has been sitting on the shelf for a period of time, is heated above its curie point, Curve 1 (125°C for 4 hours or 150°C for will de-age and return to its initial capacitance and dissi- 2 ...
Page 17
... As a general statement, the piezoelectric output is higher, the higher the dielectric constant of the ceramic desirable to investigate this effect before using high “K” dielectrics as coupling capaci- tors in extremely low level applications. ...
Page 18
... Watts loss = (2 π fCV Very low values of dissipation factor are expressed as their reciprocal for convenience. These are called the “Q” Quality factor of capacitors. 2 π fC Parasitic Inductance – The parasitic inductance of capac- itors is becoming more and more important in the decou- pling of today’s high speed digital systems. The relationship ...
Page 19
... Another important, often overlooked, reason for knowing the parasitic inductance is the calculation of the resonant frequency. This can be important for high frequency, by- pass capacitors, as the resonant point will give the most signal attenuation. The resonant frequency is calculated from the simple equation: f ...
Page 20
... Component pads should be designed to achieve good sol- der filets and minimize component movement during reflow soldering. Pad designs are given below for the most com- mon sizes of multilayer ceramic capacitors for both wave and reflow soldering. The basis of these designs is: • Pad width equal to component width permissible to decrease this to as low as 85% of component width but it is not advisable to go below this ...
Page 21
... In all other cases this differential should not exceed 100°C. For further specific application or process advice, please consult AVX. Cleaning Care should be taken to ensure that the capacitors are thoroughly cleaned of flux residues especially the space beneath the capacitor. Such residues may otherwise become conductive and effectively offer a low resistance bypass to the capacitor ...
Page 22
... Handling Chip multilayer ceramic capacitors should be handled with care to avoid damage or contamination from perspiration and skin oils. The use of tweezers or vacuum pick ups is strongly recommended for individual components. Bulk handling should ensure that abrasion and mechanical shock are minimized ...