CDB5374 Cirrus Logic Inc, CDB5374 Datasheet

no-image

CDB5374

Manufacturer Part Number
CDB5374
Description
Audio Modules & Development Tools 2-Ch DS Modulator & Hydrophone Demo Brd
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CDB5374

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
www.cirrus.com
Four-channel Seismic Acquisition Node
On-board Microcontroller
PC Evaluation Software
Multichannel Marine Seismic Evaluation System
– CS5374 dual amplifier & ∆Σ modulator (2x)
– CS5376A quad digital filter (1x)
– CS4373A ∆Σ test DAC (1x)
– Precision voltage reference
– Clock recovery PLL
– SPI™ interface to digital filter
– USB communication with PC
– Register setup & control
– FFT frequency analysis
– Time domain analysis
– Noise histogram analysis
Copyright © Cirrus Logic, Inc. 2009
(All Rights Reserved)
General Description
The CDB5374 board is used to evaluate the functionality
and performance of the Cirrus Logic multichannel ma-
rine seismic chip set. Data sheets for the CS5374,
CS5376A, and CS4373A devices should be consulted
when using the CDB5374 evaluation board.
Screw terminals connect external differential hydro-
phone sensors to the analog inputs of the measurement
channels. An on-board test DAC creates precision differ-
ential analog signals for in-circuit performance testing
without an external signal source.
The evaluation board includes an 8051-type microcon-
troller with hardware SPI
The microcontroller communicates with the digital filter
via SPI and with the PC evaluation software via USB.
The PC software controls register and coefficient initial-
ization and performs time domain, histogram, and FFT
frequency analysis on captured data.
ORDERING INFORMATION
CDB5374
and USB serial interfaces.
CDB5374
Evaluation Board
DS862DB1
JAN ‘09

Related parts for CDB5374

CDB5374 Summary of contents

Page 1

... Time domain analysis – Noise histogram analysis www.cirrus.com General Description The CDB5374 board is used to evaluate the functionality and performance of the Cirrus Logic multichannel ma- rine seismic chip set. Data sheets for the CS5374, CS5376A, and CS4373A devices should be consulted when using the CDB5374 evaluation board. ...

Page 2

... Windows, Windows XP, Windows 2000, and Windows NT are trademarks or registered trademarks of Microsoft Corporation. Intel and Pentium are registered trademarks of Intel Corporation. SPI is a trademark of Motorola, Inc (I2C registered trademark of Philips Semiconductor Corporation. USBXpress is a registered trademark of Silicon Laboratories, Inc. 2 CDB5374 Changes DS862DB1 ...

Page 3

... Default DIP Switch Settings ................................................................................. 8 1.3 Software Setup .................................................................................................................. 9 1.3.1 PC Requirements .................................................................................................. 9 1.3.2 Seismic Evaluation Software Installation .............................................................. 9 1.3.3 USBXpress Driver Installation ............................................................................... 9 1.3.4 Launching the Seismic Evaluation Software ....................................................... 10 1.4 Self-testing CDB5374 ...................................................................................................... 11 1.4.1 Noise test ............................................................................................................ 11 1.4.2 Distortion Test ..................................................................................................... 12 2. HARDWARE DESCRIPTION ................................................................................................. 13 2.1 Block Diagram ................................................................................................................ 13 2.2 Analog Hardware ............................................................................................................. 14 2 ...

Page 4

... Customize ........................................................................................................... 51 3.5.7 External Macros .................................................................................................. 51 4. BILL OF MATERIALS ........................................................................................................... 52 5. LAYER PLOTS ...................................................................................................................... 54 6. SCHEMATICS ........................................................................................................................ 62 LIST OF FIGURES Figure 1. CDB5374 Block Diagram ............................................................................................... 13 Figure 2. RC Filter External Components ..................................................................................... 16 Figure 3. CPLD Default Signal Assignments................................................................................. 23 Figure 4. Differential Pair Routing ................................................................................................. 32 Figure 5. Quad Group Routing ...................................................................................................... 33 Figure 6. Bypass Capacitor Placement ......................................................................................... 33 Figure 7 ...

Page 5

... With power off, connect the CDB5374 power inputs to the power supply outputs. VA- = -12 V VA+ = +12 V GND = +12 V • Connect the USB cable between the CDB5374 USB connector and the PC USB port. • Proceed to the Software Setup section to install the evaluation software and USB driver. DS862DB1 CDB5374 5 ...

Page 6

... Analog Input Selections INA INA- 5 ---------- 6 INB- 7 ---------- 8 INB+ 9 ---------- 10 INA+ 11 ---------- 12 INA INB INB INA INA INB INB+ SPI Chip Select Input ---------- 2 SSI ---------- 4 EECS J56 ---------- 2 SYNC CDB5374 J43 1 ---------- 2 SSI SSI J58 RESET Source Selection RST_PB 1 ---------- 2 RST_EXT 3 ---------- 4 DS862DB1 ...

Page 7

... EXT_VA+ VCORE Input Voltage Source * * 2 EXT_VA+ ---------- 4 EXT_VD VCORE Voltage Selection ---------- 2 +3.3VD * * 4 +2.5VD EXT_VD CPLD, Microcontroller Input Clock Selections ---------- 2 32.768 MHz * * 4 16.384 MHz * * 6 8.192 MHz * * 8 4.096 MHz * * 10 2.048 MHz * * 12 1.024 MHz CLK_EXT CDB5374 J11 1 ---------- J13 ---------- 4 J21 1 ---------- J17, J18 1 ---------- ...

Page 8

... SCL * * 8 GND I2C Clock Driver Enable GND VD Sync Source * * 2 SYNC SYNC SYNC_I GND Sync Driver Enable ---------- 2 GND * * 4 VD Table 5. RS-485 Default Jumper Settings down BOOT LGND OFST Table 6. DIP Switch Default Settings CDB5374 J14 I2C Clock J23 1 ---------- J25 J34 1 ---------- ...

Page 9

... Silicon Laboratories (http://www.silabs.com). For convenience, the USBXpress driver files are included as part of the installation package. To install the USBXpress driver (after installing the Seismic Evaluation Software): • Connect CDB5374 to the PC through an available USB port and apply power. The PC will detect DS862DB1 ™ ® ...

Page 10

... Files\Cirrus Seismic Evaluation\Driver\”. The PC will recognize and install the USBXpress device driver. • After driver installation, cycle power to CDB5374. The PC will automatically detect it and add USBXpress device in the Windows Hardware Device Manager. An application note, AN271 - Cirrus Seismic Evaluation GUI Installation Guide, is available from the Cirrus Logic web site with step-by-step instructions on installing the USBXpress driver ...

Page 11

... Noise and distortion self-tests can be performed once hardware and software setup are complete. First, initialize the CDB5374 evaluation system: • Launch the evaluation software and apply power to CDB5374. • Click ‘OK’ on the About panel to get to the Setup panel. • On the Setup panel, select Open Target on the USB Port sub-panel. ...

Page 12

... After digital filter configuration is complete, click Capture to collect a data record. • Once the data record is collected, the Analysis panel is automatically displayed. • Select Signal FFT from the Test Select control to display the calculated signal statistics. • Verify the distortion performance (S/D) is 108 dB or better. 12 CDB5374 DS862DB1 ...

Page 13

... U X Hydrophone M Sensor U X Hydrophone M Sensor U X Major blocks of the CDB5374 evaluation board include: CS5374 Dual Amplifier & ∆Σ Modulator (2x) • • CS5376A Quad Digital Filter CS4373A ∆Σ Test DAC • • Precision Voltage Reference • Interface CPLD • ...

Page 14

... External signals into CDB5374 are typically from piezoelectric hydrophones, which are high-impedance sensors optimized to measure pressure in marine applications. External signals connect to CDB5374 through screw terminals on the left side of the PCB. For each chan- nel (CH1, CH2, CH3, CH4), these screw terminals make connections to two external differential inputs, INA and INB ...

Page 15

... Resistors to create the common mode bias are selected based on the sensor impedance and may need to be modified from the CDB5374 defaults depending on the sensor to be used. Refer to the recommend- ed operating bias conditions for the selected sensor, which are available from the sensor manufacturer. ...

Page 16

... GUARD Output The CDB5374 hydrophone amplifiers are not chopper stabilized (with 1/f noise typically buried below the low-frequency ocean noise) to achieve very high input impedance. To minimize leakage from high-imped- ance sensors connected to the CS5374 amplifier, a GUARD signal output can actively drive a sensor ca- ble shield with the common mode voltage of the sensor signal ...

Page 17

... Channel 1 analog rough / fine inputs Channel 2 analog rough / fine inputs Voltage reference analog inputs Description Modulator delta-sigma data outputs Modulator over-range flag outputs Modulator clock input Modulator synchronization input Power down mode enable (register bits) Internal offset enable (register bits) CDB5374 17 ...

Page 18

... The CS4373A test DAC has a precision output (DAC_OUT) that is routed to the input selection jumpers for each channel. This output is sensitive to loading, and on CDB5374 should only be jumper-ed into the INB inputs which do not have passive RC filter components installed. The input impedance of the INB am- plifier inputs are high enough that the precision output can be directly connected to the INB inputs of all channels simultaneously ...

Page 19

... Voltage Reference A voltage reference on CDB5374 creates a precision voltage from the regulated analog supplies for the modulator and test DAC VREF inputs. Because the voltage reference output is generated relative to the negative analog power supply, VREF+ is near GND potential for bipolar power supplies. ...

Page 20

... Serial chip select input, active low Serial clock input Master in / slave out serial data Master out / slave in serial data Serial acknowledge output, active low Serial chip select output (unused on CDB5374) Description Token input to initiate an SD port transaction Data ready acknowledge, active low Serial clock input ...

Page 21

... Amplifier, modulator, and test DAC digital pins are controlled by the GPIO port. GPIO Signals GPIO[0..1]:MUX[0..1] GPIO[2..4]:GAIN[0..2] GPIO[5..7]:MODE[0..2] GPIO[8]:PWDN GPIO[9..10] GPIO[11]:EECS The secondary serial port (SPI 2) and boundary scan JTAG port are also on CDB5374. SPI2 Signals SCK2 SO SI[1..4] JTAG Signals TRSTz TMS ...

Page 22

... CPLD schematic pinout should demonstrate how sig- nals are selected and passed through from the microcontroller to the CS5374A digital filter. Several signal connections to the CPLD are not defined in the default HDL file, but are routed to the CPLD on CDB5374 for convenience during custom reprogramming. ...

Page 23

... Figure 3. CPLD Default Signal Assignments DS862DB1 cdb5376 CDB5374 23 ...

Page 24

... RESET_PB, SYNC_PB, and TIMEB_PB signals are connected through the interface CPLD to the CS5376A digital filter RESET, SYNC, and TIMEB inputs. A four-position DIP switch on CDB5374 (S5) sets static digital control signals not normally changed during operation. The BOOT signal (S5, #1) controls how the CS5374A digital filter receives configuration data, either from a microcontroller or serial EEPROM ...

Page 25

... SYNC signal from RS-485 Ground USB differential data transceiver USB differential data transceiver +3.3 V power supply input +5 V power supply input (unused on CDB5374) USB voltage sense input Power on reset output, active low Clock input for debug interface General purpose I/O Data in/out for debug interface ...

Page 26

... Through the PC evaluation software, the microcontroller default firmware can be automatically flashed to the latest version without connecting an external programmer. To flash custom firmware, software tools and an inexpensive hardware programmer that connects to the C2 Debug Interface on CDB5374 is avail- able for purchase from Silicon Laboratories (DEBUGADPTR1-USB). ...

Page 27

... The expected input clock frequency to the BNC clock input is set by the EXT_CLK jumper (J16 ex- ternal clock is supplied to CDB5374, the PLL will free-run at the nominal output frequency. The PLL on CDB5374 uses a voltage-controlled crystal oscillator (VCXO) to minimize jitter, and has a sin- gle-gate phase/frequency detector and clock divider to minimize size and power. ...

Page 28

... RS-485 Telemetry By default, CDB5374 communicates with the PC evaluation software through the microcontroller USB port. Additional hardware is designed onto CDB5374 to use the microcontroller I local telemetry, but it is provided for custom programming convenience only and is not directly supported by the CDB5374 PC evaluation software or microcontroller firmware. ...

Page 29

... I2C Outputs, 2 wires each I2C Bypass Switch Control When CDB5374 is used in a distributed measurement network, each node must have a unique address. This address is used to transmit individual configuration commands and tag the source of returned con- version data. Address assignment can be either dynamic or static, depending how the telemetry system implemented ...

Page 30

... Power Supplies Power is supplied to CDB5374 through banana jacks (J6, J7, J8, J9) or through the external connector (J26). The banana jacks make separate connections to the EXT_VA-, EXT_VA+, GND, and EXT_VD power supply nets, which connect to the analog and digital linear voltage regulator inputs. The external connector makes separate connections only to the EXT_VA-, GND, and EXT_VA+ power supply inputs and it is required to jumper EXT_VA+ to EXT_VD when powering CDB5374 from the external connector ...

Page 31

... Output Voltage Noise 100 kHz Ripple Rejection 200 Hz The VD and VCORE power supplies on CDB5374 can be jumper-ed to use regulated +3 +2.5 V power supplies or an unregulated direct connection to EXT_VD. Extreme care must be taken when using a direct connection to EXT_VD not to exceed the maximum specified power supply voltages of the digital components on CDB5374 ...

Page 32

... CDB5374 layer 3 is dedicated for power supply routing. Each power supply net includes at least 100 µF bulk capacitance as a charge well for settling transient current loads. CDB5374 layer solid ground plane without splits or routing. A solid ground plane provides the best return path for bypassed noise to leave the system. No separate analog ground is required since analog signals on CDB5374 are differentially routed ...

Page 33

... Each device power supply pin includes 0.1 µF bypass capacitors placed as close as possible to the pin on the back side of the PCB. Each power supply net includes at least 100 µF bulk capacitance as a charge well for transient current loads. TOP DS862DB1 Figure 5. Quad Group Routing Figure 6. Bypass Capacitor Placement CDB5374 INR+ INF+ INF- INR- BOTTOM 33 ...

Page 34

... Dual Row Headers To simplify signal tracing on CDB5374, all device pins connect to dual-row headers. These dual-row head- ers are not populated during board manufacture, but the empty PCB footprint exists on the boards and can be used as test points. The dual-row header pins are shorted on the bottom side of the PCB to pass signals through to the rest of the board ...

Page 35

... Prints using the standard resolution of the screen. Exits the application software. Displays the Setup Panel. Displays the Analysis Panel. Displays the Control Panel. Displays the Setup Panel and starts Data Capture. Find help by topic. Find help by keywords. Displays the About Panel. CDB5374 35 ...

Page 36

... About Panel The About panel displays copyright information for the Cirrus Seismic Evaluation software. Click OK to exit this panel. Select Help 36 About from the menu bar to display this panel. CDB5374 DS862DB1 ...

Page 37

... Setup Panel The Setup panel initializes the evaluation system to perform data acquisition. It consists of the following sub-panels and controls. • USB Port • Digital Filter • Analog Front End • Test Bit Stream • Gain/Offset • Data Capture • External Macros DS862DB1 CDB5374 37 ...

Page 38

... Programs the microcontroller code on the target board using the .thx file found in the “C:\Program Files\Cirrus Seismic Evaluation” directory. This feature permits repro- gramming of the microcontroller (without using a hardware programmer) when a new version of the MCU code becomes available. 38 Description CDB5374 DS862DB1 ...

Page 39

... Sets the analog sample clock rate. The CS5374 modulators and CS4373A test DAC typically run with MCLK set to 2.048 MHz. Configure Writes all information from the Setup panel to the digital filter. The data Capture but- ton becomes available once the configuration information is written to the target board. DS862DB1 Description CDB5374 39 ...

Page 40

... Sets the amplifier gain range and test DAC attenuation. Amplifier gain and DAC attenuation settings of 1x, 2x, 4x, 8x, 16x, 32x, or 64x can be selected and are con- trolled together. Sw Disabled for CDB5374. 3.3.4 Test Bit Stream The Test Bit Stream sub-panel configures test bit stream (TBS) generator parameters. The digital filter data sheet describes TBS operation and options ...

Page 41

... Enables offset correction. When enabled, output samples are offset by the value in the OFFSET register. (Output = Sample - OFFSET). ORCAL Enables offset calibration using the exponent value from the EXP[4:0] control. Results are automatically written to the OFFSET registers as they are calculated. EXP[4:0] Sets the exponential value used by offset calibration. DS862DB1 Description CDB5374 41 ...

Page 42

... Indicates how many more data captures are remaining to complete the requested number of Total Captures. A zero value means that the current data capture is the last one. Skip Samples Sets the total number of samples to be skipped prior to data collection. A maximum of 64K samples can be skipped 42 Description CDB5374 DS862DB1 ...

Page 43

... Control panel. These External Macros operate independently of the Macros sub- panel and are not affected by operations within it, except when a macro is saved to the . /macros/ subdi- rectory to replace a currently existing External Macro. Control Runs the External Macro associated with that button. DS862DB1 Description CDB5374 43 ...

Page 44

... Analysis Panel The Analysis panel is used to display the analysis results on collected data. It consists of the following controls. • Test Select • Statistics • Plot Enable • Cursor • Zoom • Refresh • Harmonics • Spot Noise • Plot Error 44 CDB5374 DS862DB1 ...

Page 45

... Statistics are calculated using the largest frequency bin as a full-scale signal reference. Noise FFT Runs an FFT on the collected data set and then plots frequency magnitude vs. fre- quency. Statistics are calculated using a simulated full-scale signal as a full-scale sig- nal reference. DS862DB1 Description CDB5374 45 ...

Page 46

... Signal to Distortion of calculated FFT. Signal to Noise plus Distortion of calculated FFT. Number of Bins covering the Nyquist frequency. Signal to Noise of calculated FFT. Signal to Peak Noise of calculated FFT. Spot Noise in dB/Hz of calculated FFT. Spot Noise in nV/√Hz of calculated FFT. Number of Bins covering the Nyquist frequency. CDB5374 DS862DB1 ...

Page 47

... Once an error code is displayed in the numerical box, a description can be displayed by clicking the PLOT ERROR button. This causes a dialog box to display showing the error number, the error channel, and a text error message. DS862DB1 CDB5374 47 ...

Page 48

... Control Panel The Control panel is used to write and read register settings and to send commands to the digital filter. It consists of the following sub-panels and controls. • DF Registers • DF Commands • SPI1 • Macros • GPIO • Customize • External Macros 48 CDB5374 DS862DB1 ...

Page 49

... Contains the third data word written to or read from the SPI registers. Read 1 Word Initiates a 1 word SPI read transaction. Read 3 Words Initiates a 3 word SPI read transaction. Write 1 Word Initiates a 1 word SPI write transaction. Write 3 Words Initiates a 3 word SPI write transaction. DS862DB1 Description Description Description CDB5374 49 ...

Page 50

... Initiates a write to GPIO registers.The Direction, Pull Up and Data controls are read to determine the register values to be written. Read Initiates a read from GPIO registers.The Direction, Pull Up and Data controls are updated based on the register values that are read. 50 Description Description CDB5374 DS862DB1 ...

Page 51

... Control panel. These External Macros operate independently of the Macros sub- panel and are not affected by operations within it, except when a macro is saved to the . /macros/ subdi- rectory to replace a currently existing External Macro. Control Runs the External Macro associated with that button. DS862DB1 Description Description CDB5374 51 ...

Page 52

... BILL OF MATERIALS 52 CDB5374 DS862DB1 ...

Page 53

... DS862DB1 CDB5374 53 ...

Page 54

... LAYER PLOTS 54 CDB5374 DS862DB1 ...

Page 55

... DS862DB1 CDB5374 55 ...

Page 56

... CDB5374 DS862DB1 ...

Page 57

... DS862DB1 CDB5374 57 ...

Page 58

... CDB5374 DS862DB1 ...

Page 59

... DS862DB1 CDB5374 59 ...

Page 60

... CDB5374 DS862DB1 ...

Page 61

... DS862DB1 CDB5374 61 ...

Page 62

... SCHEMATICS 62 CDB5374 DS862DB1 ...

Page 63

... DS862DB1 CDB5374 63 ...

Page 64

... CDB5374 DS862DB1 ...

Page 65

... DS862DB1 CDB5374 65 ...

Page 66

... CDB5374 DS862DB1 ...

Page 67

... DS862DB1 CDB5374 67 ...

Page 68

... CDB5374 DS862DB1 ...

Page 69

... DS862DB1 CDB5374 69 ...

Page 70

... CDB5374 DS862DB1 ...

Page 71

... DS862DB1 CDB5374 71 ...

Page 72

... CDB5374 DS862DB1 ...

Page 73

... DS862DB1 CDB5374 73 ...

Page 74

... CDB5374 DS862DB1 ...

Page 75

... DS862DB1 CDB5374 75 ...

Page 76

... CDB5374 DS862DB1 ...

Page 77

... DS862DB1 CDB5374 77 ...

Page 78

... CDB5374 DS862DB1 ...

Related keywords