KSZ8863RLL-EVAL Micrel Inc, KSZ8863RLL-EVAL Datasheet - Page 14

no-image

KSZ8863RLL-EVAL

Manufacturer Part Number
KSZ8863RLL-EVAL
Description
BOARD EVALUATION FOR KSZ8863RLL
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8863RLL-EVAL

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
576-3868
Micrel, Inc.
November 2009
Note:
1.
2.
Pin Number
Speed : Low (100BASE-TX), High (10BASE-T)
Full duplex : Low (full duplex), High (half duplex)
Act : Toggle (transmit / receive activity)
Link : Low (link), High (no link)
P = Power supply.
Gnd = Ground.
I = Input.
Ipu/O = Input with internal pull-up during reset, output pin otherwise.
Ipu = Input w/ internal pull-up.
Ipd = Input w/ internal pull-down.
Opu = Output w/ internal pull-up.
Opd = Output w/ internal pull-down.
47
48
Pin Name
RSTN
FXSD1
Type
Gnd
Ipu
I
(1)
Description
[P2LED1, P2LED0] = [1, 0] — SPI slave mode
[P2LED1, P2LED0] = [1, 1] – SMI/MIIM-mode
In SMI mode, the KSZ8873MLL/FLL/RLL provides access to all its internal
8-bit registers through its SCL_MDC and SDA_MDIO pins.
In MIIM mode, the KSZ8873MLL/FLL/RLL provides access to its 16-bit
MIIM registers through its SDC_MDC and SDA_MDIO pins.
Hardware reset pin (active low)
MLL/RLL: connect to analog ground
FLL: Fiber signal detect
Interface Signals
SPIQ
SCL_MDC
SDA_MDIO
SPISN
Interface Signals
SPIQ
SCL_MDC
SDA_MDIO
SPISN
14
Type
O
I
I/O
I
Type
O
I
I
I
Description
Not used (tri-stated)
I
I
Not used
Description
SPI data out
SPI clock
SPI data In
SPI chip select
2
2
C clock
C data I/O
KSZ8863MLL/FLL/RLL
M9999-110309-1.1

Related parts for KSZ8863RLL-EVAL