5M1270ZT144C5N Altera, 5M1270ZT144C5N Datasheet - Page 21

no-image

5M1270ZT144C5N

Manufacturer Part Number
5M1270ZT144C5N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Datasheets

Specifications of 5M1270ZT144C5N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
6.2ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
1270
Number Of Macrocells
980
Number Of Gates
-
Number Of I /o
114
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M1270ZT144C5N
Manufacturer:
ALTERA11
Quantity:
260
Part Number:
5M1270ZT144C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M1270ZT144C5N
Manufacturer:
ALTERA
0
Part Number:
5M1270ZT144C5N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
5M1270ZT144C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
5M1270ZT144C5N
0
Chapter 3: DC and Switching Characteristics for MAX V Devices
Timing Model and Specifications
Table 3–29. Global Clock External I/O Timing Parameters for the 5M1270Z Device
Table 3–30. Global Clock External I/O Timing Parameters for the 5M1270Z Device
Table 3–31. Global Clock External I/O Timing Parameters for the 5M2210Z Device
January 2011 Altera Corporation
t
t
f
Notes to
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global
(2) Not applicable to the F324 package of the 5M1270Z device.
t
t
t
t
t
t
t
t
f
Notes to
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global
(2) Only applicable to the F324 package of the 5M1270Z device.
t
t
t
t
CL
CNT
CNT
PD1
PD2
SU
H
CO
CH
CL
CNT
CNT
PD1
PD2
SU
H
Symbol
Symbol
Symbol
clock input pin maximum frequency.
clock input pin maximum frequency.
Table
Table
Global clock low time
Minimum global clock period for 16-bit
counter
Maximum global clock frequency for 16-bit
counter
Worst case pin-to-pin delay through one LUT
Best case pin-to-pin delay through one LUT
Global clock setup time
Global clock hold time
Global clock to output delay
Global clock high time
Global clock low time
Minimum global clock period for 16-bit
counter
Maximum global clock frequency for 16-bit
counter
Worst case pin-to-pin delay through one LUT
Best case pin-to-pin delay through one LUT
Global clock setup time
Global clock hold time
3–29:
3–30:
Table 3–30
5M1270Z device.
Table 3–31
Parameter
Parameter
Parameter
lists the external I/O timing parameters for the F324 package of the
lists the external I/O timing parameters for the 5M2210Z device.
Condition
Condition
Condition
10 pF
10 pF
10 pF
10 pF
10 pF
Min
216
Min
216
Min
216
2.0
4.0
1.5
4.0
1.5
0
0
C4
C4
C4
(Note
(Note
(Note 1)
247.5
247.5
Max
Max
Max
9.1
4.8
6.0
9.1
4.8
1),
1),
(Part 1 of 2)
(2)
(2)
Min
Min
Min
266
266
266
5.0
1.9
2.0
5.0
1.9
(Part 2 of 2)
0
0
C5, I5
C5, I5
C5, I5
MAX V Device Handbook
201.1
201.1
Max
Max
11.2
Max
11.2
5.9
7.4
5.9
MHz
MHz
Unit
Unit
Unit
3–21
ps
ns
ns
ns
ns
ns
ns
ps
ps
ns
ns
ns
ns
ns

Related parts for 5M1270ZT144C5N