AD5541JR Analog Devices Inc, AD5541JR Datasheet - Page 15

no-image

AD5541JR

Manufacturer Part Number
AD5541JR
Description
D/A Converter (D-A) IC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD5541JR

No. Of Pins
8
Peak Reflow Compatible (260 C)
No
No. Of Bits
16 Bit
Leaded Process Compatible
No
Mounting Type
Surface Mount
Interface Type
Serial
Package / Case
8-SOIC
Rohs Status
RoHS non-compliant
Design Resources
How to Achieve High Precision Voltage Level Setting Using AD5541A/42A (CN0169)
Settling Time
1µs
Number Of Bits
16
Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
6.05mW
Operating Temperature
0°C ~ 70°C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5541JR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5541JR-REEL7
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD5541JR-REEL7
Manufacturer:
TDK-EPCOS
Quantity:
5 510
Part Number:
AD5541JRZ
Manufacturer:
Analog Devices Inc
Quantity:
1 858
Part Number:
AD5541JRZ
Manufacturer:
ADI
Quantity:
8 040
Part Number:
AD5541JRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
APPLICATIONS INFORMATION
OPTOCOUPLER INTERFACE
The digital inputs of the AD5541/AD5542 are Schmitt-triggered so
that they can accept slow transitions on the digital input lines.
This makes these parts ideal for industrial applications where it
may be necessary to isolate the DAC from the controller via
optocouplers. Figure 29 illustrates such an interface.
POWER
SCLK
DIN
CS
Figure 29. AD5541/AD5542 in an Optocoupler Interface
10kΩ
10kΩ
10kΩ
V
V
V
DD
DD
DD
REGULATOR
SCLK
CS
DIN
5V
AD5541/AD5542
GND
V
DD
V
OUT
10µF
0.1µF
Rev. E | Page 15 of 20
DECODING MULTIPLE AD5541/AD5542s
The CS pin of the AD5541/AD5542 can be used to select one of
a number of DACs. All devices receive the same serial clock and
serial data, but only one device receives the CS signal at any one
time. The DAC addressed is determined by the decoder. There is
some digital feedthrough from the digital input lines. Using a
burst clock minimizes the effects of digital feedthrough on the
analog signal channels.
ADDRESS
ENABLE
CODED
SCLK
DIN
Figure 30. Addressing Multiple AD5541/AD5542s
EN
DECODER
DGND
V
DD
Figure 30
shows a typical circuit.
AD5541/AD5542
AD5541/AD5542
AD5541/AD5542
AD5541/AD5542
AD5541/AD5542
CS
DIN
SCLK
CS
DIN
SCLK
CS
DIN
SCLK
CS
DIN
SCLK
V
V
V
V
OUT
OUT
OUT
OUT

Related parts for AD5541JR