IC,Data Acquisition Signal Conditioner,4-CHANNEL,10-BIT,QFP,48PIN,PLASTIC

 

AD9806KSTZ

Manufacturer Part NumberAD9806KSTZ
DescriptionIC,Data Acquisition Signal Conditioner,4-CHANNEL,10-BIT,QFP,48PIN,PLASTIC
ManufacturerAnalog Devices Inc
TypeCCD Signal Processor, 10-Bit
AD9806KSTZ datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of AD9806KSTZ

Input TypeLogicOutput TypeLogic
Interface3-Wire SerialMounting TypeSurface Mount
Package / Case48-LQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Current - Supply-  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
Page 1/12

Download datasheet (129Kb)Embed
Next
a
CCDIN
CLPDM
DAC1
DAC2
PRODUCT DESCRIPTION
The AD9806 is a complete analog signal processor for CCD
applications. It features an 18 MHz single-channel architecture
designed to sample and condition the outputs of interlaced and
progressive scan area CCD arrays. The AD9806’s signal chain
consists of an input clamp, correlated double sampler (CDS),
digitally programmable gain amplifier (PGA), black level clamp,
and 10-bit A/D converter. Additional input modes are provided
for processing analog video signals.
The internal registers are programmed through a 3-wire serial
digital interface. Programmable features include gain adjust-
ment, black level adjustment, input configuration, and power-
down modes.
The AD9806 operates from a single 3 V power supply, typically
dissipating 75 mW. Packaged in a space-saving 48-lead LQFP,
the AD9806 is specified over an operating temperature range of
–20°C to +85 C.
FUNCTIONAL BLOCK DIAGRAM
PBLK
CLPOB
CLAMP
~
0dB
34dB
PGA
CDS
MUX
S/H
CLAMP
~
0dB
15dB
–4
PGA
PGA
8-BIT
10-BIT
DAC
DAC
CLAMP
8-BIT
INTF
DAC
3
3-W INTF ADCIN AUXIN
AUXMID
Complete 10-Bit 18 MSPS
CCD Signal Processor
AD9806
AD9806
10
ADC
DOUT
~
14dB
VRT
REF
VRB
TIMING
GENERATOR
SHP SHD ADCCLK

AD9806KSTZ Summary of contents

  • Page 1

    CCDIN CLPDM DAC1 DAC2 PRODUCT DESCRIPTION The AD9806 is a complete analog signal processor for CCD applications. It features an 18 MHz single-channel architecture designed to sample and condition the outputs of interlaced and progressive scan area CCD arrays. ...

  • Page 2

    AD9806–SPECIFICATIONS GENERAL SPECIFICATIONS Parameter TEMPERATURE RANGE Operating Storage POWER SUPPLY VOLTAGE (For Functional Operation) Analog, Digital, Digital Driver POWER CONSUMPTION (Selected through Serial Interface D-Reg) Normal Operation (D-Reg 00) High-Speed AUX Mode (D-Reg 01) Reference Standby (D-Reg 10) Total Shut-Down ...

  • Page 3

    CCD-MODE SPECIFICATIONS Parameter POWER CONSUMPTION 3.3 DD MAXIMUM CLOCK RATE CDS Gain 1 Allowable CCD Reset Transient 1 Max Input Range before Saturation PGA Gain Control Resolution Gain Range (See ...

  • Page 4

    AD9806–SPECIFICATIONS AUX-MODE SPECIFICATIONS Parameter POWER CONSUMPTION Normal (D-Reg 00) High-Speed (D-Reg 01) MAXIMUM CLOCK RATE Normal (D-Reg 00) High-Speed (D-Reg 01) PGA (Gain Selected through Serial Interface F-Reg) Max Input Range Max Output Range Gain Control Resolution Gain Range Min ...

  • Page 5

    ADC-MODE SPECIFICATIONS Parameter POWER CONSUMPTION MAXIMUM CLOCK RATE ACTIVE CLAMP 1 TIMING SPECIFICATIONS Specifications subject to change without notice. DAC SPECIFICATIONS (DAC1 and DAC2) Parameter RESOLUTION MIN OUTPUT MAX OUTPUT MAX CURRENT LOAD MAX CAPACITIVE LOAD Specifications subject to change ...

  • Page 6

    AD9806 Pin No. Mnemonic Type 1, 15 2–11 D0– DRVDD P 13 DRVSS P 14 DVSS P 16 ADCCLK DI 17 DVDD P 18 STBY DI 19 PBLK DI 20 CLPOB DI 21 SHP DI 22 ...

  • Page 7

    TIMING SPECIFICATIONS CCD N SHP t INHIBIT SHD ADCCLK t OD N–0 D0–D9 NOTES: 1. SHP AND SHD SHOULD BE OPTIMALLY ALIGNED WITH THE CCD SIGNAL. SAMPLES ARE TAKEN AT THE RISING EDGES. 2. ADCCLK RISING EDGE MUST OCCUR AT ...

  • Page 8

    AD9806 TIMING SPECIFICATIONS (Continued) VIDEO SIGNAL INPUT CLAMP INTERVAL (AD9806 INTERNAL SIGNAL) NOTE: The AD9806 uses an “automatic” video clamp that senses the most negative in the input signal and uses this level to set the clamp voltage. As shown ...

  • Page 9

    SERIAL INTERFACE SPECIFICATIONS SDATA SELECT MODES PGA DAC1 DAC2 1 1 MODES2 a0–a1 b0–b1 A-REG B-REG (a) OPERATION MODES (b) OUTPUT MODES g0–g7 ...

  • Page 10

    AD9806 REGISTER DESCRIPTION (a) A-REGISTER: Modes of Operation a1 a0 Modes 0 0 ADC-MODE 0 1 AUX-MODE 1 0 AUXMID-MODE 1 1 CCD-MODE (b) B-REGISTER: Output Modes ...

  • Page 11

    APPLICATION INFORMATION Grounding and Decoupling Recommendations As shown in Figure 10, a single ground plane is recommended for the AD9806. This ground plane should be as continuous as possible, particularly around Pins 25 through 37. This will ensure that all ...

  • Page 12

    AD9806 DIGITAL OUTPUT DATA CONNECT SDATA SCK 0.1 F 1 (LSB ...