AD9867BCPZRL Analog Devices Inc, AD9867BCPZRL Datasheet

Powerline Access System

AD9867BCPZRL

Manufacturer Part Number
AD9867BCPZRL
Description
Powerline Access System
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9867BCPZRL

Rf Type
HPNA, VDSL
Features
10-bit ADC(s), 10-bit DAC(s)
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Frequency
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
FEATURES
Low cost, 3.3 V CMOS MxFE® for broadband modems
10-bit digital-to-analog converter (DAC)
10-bit, 75 MSPS ADC
Low noise RxPGA
Flexible digital datapath interface
Various power-down/reduction modes
Internal clock multiplier (PLL)
2 auxiliary programmable clock outputs
64-lead LFCSP
APPLICATIONS
Power-line networking
GENERAL DESCRIPTION
The AD9867 is a mixed-signal front-end (MxFE) IC for
transceiver applications requiring Tx and Rx path functionality
with data rates up to 75 MSPS. Its flexible digital interface,
power-saving modes, and high Tx-to-Rx isolation make the
part well suited for half-duplex and full-duplex applications.
The digital interface is extremely flexible allowing simple
interfaces to digital back ends. Power-saving modes can reduce
power consumption of individual functional blocks or can
power down unused blocks in half-duplex applications. A serial
port interface (SPI®) allows software programming of the
various functional blocks. An on-chip PLL clock multiplier and
synthesizer provide all the required internal clocks, as well as
two external clocks from a single crystal or clock source.
The Tx signal path consists of a bypassable 2×/4× low-pass
interpolation filter and a 10-bit, 250 MSPS TxDAC. The
transmit path signal bandwidth can be as high as 33.6 MHz at
an input data rate of 75 MSPS. The TxDAC provides differential
current outputs that can be steered directly to a differential or
single-ended external load. Tx power can be digitally controlled
over a 7.5 dB range in 0.5 dB steps.
Rev. SpA
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
2×/4× interpolation filter
250 MSPS DAC update rate
Dual channel muxed input
6 dB input overload attenuator
−12 dB to +48 dB (without attenuator)
Third-order programmable low-pass filter
Half-duplex and full-duplex operation
Programmable delay Tx driver disable signal
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
ATTEN/RXQUIET
The receive path consists of a programmable amplifier
(RxPGA), a tunable low-pass filter (LPF), and a 10-bit analog-
to-digital converter (ADC). The low noise RxPGA has a
programmable gain range of −12 dB to +48 dB in 1 dB steps.
Its input referred noise is less than 3.6 nV/√Hz for gain settings
beyond 36 dB. An optional attenuator provides an additional
6 dB (or more) of attenuation (when combined with external
series resistors). The receive path LPF cutoff frequency can
either be set over a 22 MHz to 38 MHz range or simply
bypassed. The 10-bit ADC achieves excellent dynamic
performance over a 5 MSPS to 75 MSPS span. Both the RxPGA
and the ADC offer scalable power consumption allowing
power/performance optimization.
The AD9867 provides a highly integrated solution for
broadband modems. It is available in a space-saving, 64-lead
LFCSP and is specified over the commercial (−40°C to +85°C)
temperature range.
For more information on the AD9867, contact Analog Devices,
Inc. at email MxFE_Support@analog.com.
TXCLK/TXQUIET
RXEN/RXSYNC
TXEN/TXSYNC
ADIO[9:5]/
ADIO[4:0]/
RXSELECT
PWR_DWN
AGC[4:0]
Rx[4:0]
Tx[4:0]
RXCLK
SPORT
OSCIN
5
4
1
1
FUNCTIONAL BLOCK DIAGRAM
DCTCXO
REGISTER
CONTROL
Mixed-Signal Front End
10
10
XTAL
MULTIPLIER
80MSPS
2
ADC
M
CLK
©2007 Analog Devices, Inc. All rights reserved.
Broadband Modem
0dB TO 6dB
Δ = 1dB
Figure 1.
SYN/DIST
– 6dB TO +18dB
Δ = 6dB
CLK
2×/4×
CLKOUT1
THIRD-ORDER LPF
2-POLE
LPF
f
–3dB
TxDAC
0 TO –7.5dB
= 33MHz
–6dB TO +24dB
Δ = 6dB
1-POLE
LPF
CLKOUT2
TX PWDN
DELAY
AD9867
www.analog.com
AD9867
TX_DISABLE
IOUT_P+
IOUT_P–
RX2+
RX2–
RX1+
RX1–

Related parts for AD9867BCPZRL

AD9867BCPZRL Summary of contents

Page 1

FEATURES Low cost, 3.3 V CMOS MxFE® for broadband modems 10-bit digital-to-analog converter (DAC) 2×/4× interpolation filter 250 MSPS DAC update rate 10-bit, 75 MSPS ADC Low noise RxPGA Dual channel muxed input 6 dB input overload attenuator −12 dB ...

Page 2

AD9867 ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06203F-0-1/07(SpA) T Rev. SpA | Page ...

Related keywords