ADF4216BRUZ-RL7 Analog Devices Inc, ADF4216BRUZ-RL7 Datasheet

DUAL PLL,1.2/0.5GHz I.C

ADF4216BRUZ-RL7

Manufacturer Part Number
ADF4216BRUZ-RL7
Description
DUAL PLL,1.2/0.5GHz I.C
Manufacturer
Analog Devices Inc
Type
Clock/Frequency Synthesizer (RF/IF)r
Datasheet

Specifications of ADF4216BRUZ-RL7

Pll
Yes
Input
CMOS
Output
Clock
Number Of Circuits
1
Ratio - Input:output
3:1
Differential - Input:output
Yes/No
Frequency - Max
1.2GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Frequency-max
1.2GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
a
CLOCK
RF
RF
REF
DATA
IF
IF
IN
IN
IN
IN
LE
IN
A
B
A
B
OSCILLATOR
REGISTER
22-BIT
DATA
N = BP + A
N = BP + A
PRESCALER
PRESCALER
RF
IF
SDOUT
FUNCTIONAL BLOCK DIAGRAM
B-COUNTER
A-COUNTER
B-COUNTER
A-COUNTER
11-BIT RF
11-BIT IF
6-BIT RF
6-BIT IF
R-COUNTER
R-COUNTER
V
14-BIT IF
14-BIT IF
DD
Dual RF PLL Frequency Synthesizers
1
V
DD
2
GENERAL DESCRIPTION
The ADF4216/ADF4217/ADF4218 are dual frequency synthe-
sizers that can be used to implement local oscillators (LOs) in
the upconversion and downconversion sections of wireless
receivers and transmitters. They can provide the LO for both
the RF and IF sections. They consist of a low-noise digital PFD
(Phase Frequency Detector), a precision charge pump, a pro-
grammable reference divider, programmable A and B counters,
and a dual-modulus prescaler (P/P+1). The A (6-bit) and B
(11-bit) counters, in conjunction with the dual modulus prescaler
(P/P+1), implement an N divider (N = BP + A). In addition,
the 14-bit reference counter (R Counter), allows selectable
REFIN frequencies at the PFD input. A complete PLL (Phase-
Locked Loop) can be implemented if the synthesizers are
used with an external loop filter and VCOs (Voltage Con-
trolled Oscillators).
Control of all the on-chip registers is via a simple 3-wire interface.
The devices operate with a power supply ranging from 2.7 V
to 5.5 V and can be powered down when not in use.
DGND
V
P
1
ADF4216/ADF4217/ADF4218
COMPARATOR
ADF4216/ADF4217/ADF4218
RF
V
COMPARATOR
P
PHASE
2
AGND
PHASE
RF
DETECT
DETECT
LOCK
LOCK
RF
IF
DGND
IF
OUTPUT
DGND
MUX
CHARGE
CHARGE
PUMP
PUMP
IF
AGND
IF
CP
MUXOUT
CP
IF
RF

Related parts for ADF4216BRUZ-RL7

ADF4216BRUZ-RL7 Summary of contents

Page 1

PRESCALER REF OSCILLATOR IN CLOCK 22-BIT DATA DATA REGISTER PRESCALER Dual RF PLL Frequency Synthesizers ADF4216/ADF4217/ADF4218 ...

Page 2

ADF4216/ADF4217/ADF4218–SPECIFICATIONS 6 AGND = DGND arameter B Version RF/IF CHARACTERISTICS ( Input Frequency ( ADF4216 0.2/1.2 ADF4217 0.2/2.0 ADF4218 0.5/2.5 ...

Page 3

Parameter POWER SUPPLIES (Continued (RF + IF) DD ADF4216 ADF4217 ADF4218 I (RF Only) DD ADF4216 ADF4217 ADF4218 I (IF Only) DD ADF4216 ADF4217 ADF4218 Low-Power Sleep Mode NOISE ...

Page 4

ADF4216/ADF4217/ADF4218 TIMING CHARACTERISTICS Limit MIN MAX Parameter (B Version) Unit min min min min min 5 t ...

Page 5

Pin No. Mnemonic Function Positive Power Supply for the RF Section. Decoupling capacitors to the analog ground plane should be DD placed as close as possible to this pin. V have the same potential ...

Page 6

ADF4216/ADF4217/ADF4218 –Typical Performance Characteristics FREQ-UNIT PARAM-TYPE DATA-FORMAT KEYWORD GHz FREQ MAGS11 ANGS11 FREQ MAGS11 0.0 0.957111193 –3.130429321 1.35 0.816886959 0.15 0.963546793 –6.686426265 1.45 0.825983016 0.25 0.953621785 –11.19913586 1.55 0.791737125 0.35 0.953757706 –15.35637483 1.65 0.770543186 0.45 0.929831379 –20.3793432 ...

Page 7

REFERENCE –10 LEVEL = –4.2dBm I = 4.375mA CP PFD FREQUENCY = 200kHz –20 LOOP BANDWIDTH = 35kHz –30 RES. BANDWIDTH = 1kHz VIDEO BANDWIDTH = 1kHz –40 SWEEP = 2.5 SECONDS –50 ...

Page 8

ADF4216/ADF4217/ADF4218 –60 –70 –80 –90 –100 –40 – TEMPERATURE – C –5 –15 –25 –35 –45 –55 –65 –75 –85 –95 –105 TUNING VOLTAGE – Volts 3V, V REFERENCE DD ...

Page 9

V V –70 –80 –90 –100 –40 – TEMPERATURE – C – –70 –80 –90 –100 –40 – TEMPERATURE – C –5 – –25 –35 –45 –55 ...

Page 10

ADF4216/ADF4217/ADF4218 CIRCUIT DESCRIPTION REFERENCE INPUT SECTION The reference input stage is shown below in Figure 2. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. ...

Page 11

MUXOUT AND LOCK DETECT The output multiplexer on the ADF4216 family allows the user to access various internal points on the chip. The state of MUXOUT is controlled by P3, P4, P11 and P12. See Tables III and V. Figure ...

Page 12

ADF4216/ADF4217/ADF4218 DB21 DB20 DB19 DB18 DB17 DB16 DB15 R14 11-BIT B COUNTER DB21 DB20 DB19 DB18 DB17 DB16 DB15 P7 P6 B11 B10 DB21 DB20 DB19 DB18 DB17 DB16 DB15 P4 P3 ...

Page 13

DB21 DB20 DB19 DB18 DB17 DB16 DB15 R14 P1 PHASE DETECTOR POLARITY 0 NEGATIVE 1 POSITIVE 1.25mA 1 4.375mA P2 CHARGE PUMP OUTPUT 0 NORMAL 1 THREE-STATE FROM RFR LATCH P12 ...

Page 14

ADF4216/ADF4217/ADF4218 DB21 DB20 DB19 DB18 DB17 DB16 DB15 P7 P6 B11 B10 B9 B8 B11 B10 ...

Page 15

DB21 DB20 DB19 DB18 DB17 DB16 DB15 P12 P11 P10 P13 P9 R14 P9 PHASE DETECTOR POLARITY 0 NEGATIVE 1 POSITIVE P13 1.25mA 1 4.375mA P10 CHARGE PUMP OUTPUT 0 NORMAL 1 THREE-STATE FROM IFR LATCH P12 ...

Page 16

ADF4216/ADF4217/ADF4218 DB21 DB20 DB19 DB18 DB17 DB16 P16 P14 B11 B10 B9 B8 B11 B10 ...

Page 17

IF SECTION Programmable IF Reference (R) Counter If control bits C2, C1 are 0, 0 then the data is transferred from the input shift register to the 14 Bit IF R counter. Table III shows the input shift register data ...

Page 18

ADF4216/ADF4217/ADF4218 IF OUT 100pF 18 100pF V 18 3.3k CC VCO190-125T 620pF 18 1nF 13MHz TCXO DECOUPLING CAPACITORS (22 F/10pF THE VCOs, HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY. CC ...

Page 19

INTERFACING The ADF4216/ADF4217/ADF4218 family has a simple SPI- compatible serial interface for writing to the device. SCLK, SDATA, and LE (Latch Enable) control the data transfer. When LE goes high, the 22 bits that have been clocked into the input ...

Page 20

ADF4216/ADF4217/ADF4218 PIN 1 0.006 (0.15) 0.002 (0.05) SEATING OUTLINE DIMENSIONS Dimensions shown in inches and (mm). Thin Shrink Small Outline Package (TSSOP) (RU-20) 0.260 (6.60) 0.252 (6.40 0.177 (4.50) 0.169 (4.30) 0.256 (6.50) 0.246 (6.25 0.0433 ...

Related keywords