AM3715CBPD100

Manufacturer Part NumberAM3715CBPD100
DescriptionAM3715CBP
ManufacturerTexas Instruments
AM3715CBPD100 datasheets
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
Page 1/278

Download datasheet (4Mb)Embed
Next
www.ti.com
1 AM3715, AM3703 Sitara ARM Microprocessors
1.1
Features
123456
• AM3715/03 Sitara ARM Microprocessors:
– Compatible with OMAP™ 3 Architecture
®
– Sitara™ ARM
Microprocessor (MPU)
Subsystem
Up to 1-GHz Sitara™ ARM
Core
Also supports 300, 600, and 800-MHz
operation
NEON™ SIMD Coprocessor
– POWERVR SGX™ Graphics Accelerator
(AM3715 only)
Tile Based Architecture Delivering up to
20 MPoly/sec
Universal Scalable Shader Engine:
Multi-threaded Engine Incorporating Pixel
and Vertex Shader Functionality
Industry Standard API Support:
OpenGLES 1.1 and 2.0, OpenVG1.0
Fine Grained Task Switching, Load
Balancing, and Power Management
Programmable High Quality Image
Anti-Aliasing
– External Memory Interfaces:
SDRAM Controller (SDRC)
– 16, 32-bit Memory Controller With
1G-Byte Total Address Space
– Interfaces to Low-Power SDRAM
– SDRAM Memory Scheduler (SMS) and
Rotation Engine
General Purpose Memory Controller
(GPMC)
– 16-bit Wide Multiplexed Address/Data
Bus
– Up to 8 Chip Select Pins With
128M-Byte Address Space per Chip
Select Pin
– Glueless Interface to NOR Flash,
NAND Flash (With ECC Hamming
Code Calculation), SRAM and
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
POWERVR SGX is a trademark of Imagination Technologies Ltd.
2
OMAP, Sitara are trademarks of Texas Instruments.
3
Cortex, NEON are trademarks of ARM Limited.
4
ARM is a registered trademark of ARM Ltd.
5
All other trademarks are the property of their respective owners.
6
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
AM3715, AM3703
Sitara ARM Microprocessors
Check for Samples: AM3715,
AM3703
– Flexible Asynchronous Protocol
– Nonmultiplexed Address/Data Mode
®
Cortex™-A8
– 1.8-V I/O and 3.0-V (MMC1 only),
0.9-V to 1.2-V Adaptive Processor Core
Voltage
0.9-V to 1.1-V Adaptive Core Logic Voltage
Note: These are default Operating
Performance Point (OPP) voltages and could
be optimized to lower values using
SmartReflex AVS.
– Commercial, Industrial, and Extended
Temperature Grades
– Serial Communication
5 Multichannel Buffered Serial Ports
(McBSPs)
– 512 Byte Transmit/Receive Buffer
– 5K-Byte Transmit/Receive Buffer
– SIDETONE Core Support (McBSP2 and
– Direct Interface to I2S and PCM Device
– 128 Channel Transmit/Receive Mode
Four Master/Slave Multichannel Serial
Port Interface (McSPI) Ports
High-Speed/Full-Speed/Low-Speed USB
OTG Subsystem (12-/8-Pin ULPI Interface)
High-Speed/Full-Speed/Low-Speed
Multiport USB Host Subsystem
– 12-/8-Pin ULPI Interface or 6-/4-/3-Pin
One HDQ/1-Wire Interface
Four UARTs (One with Infrared Data
Association [IrDA] and Consumer Infrared
AM3715, AM3703
SPRS616E – JUNE 2010 – REVISED JANUARY 2011
Pseudo-SRAM
Control for Interface to Custom Logic
(FPGA, CPLD, ASICs, etc.)
(Limited 2K-Byte Address Space)
(McBSP1/3/4/5)
(McBSP2)
3 Only) For Filter, Gain, and Mix
Operations
and T Buses
Serial Interface
Copyright © 2010–2011, Texas Instruments Incorporated