DSPIC33FJ128MC706A-E/PT Microchip Technology, DSPIC33FJ128MC706A-E/PT Datasheet - Page 176

16 Bit MCU/DSP 40MIPS 128KB FLASH 64 TQFP 10x10x1mm TRAY

DSPIC33FJ128MC706A-E/PT

Manufacturer Part Number
DSPIC33FJ128MC706A-E/PT
Description
16 Bit MCU/DSP 40MIPS 128KB FLASH 64 TQFP 10x10x1mm TRAY
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheet

Specifications of DSPIC33FJ128MC706A-E/PT

Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
64-TFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC33FJ128MC706A-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
dsPIC33FJXXXMCX06A/X08A/X10A
15.1
Configure the Output Compare modes by setting the
appropriate Output Compare Mode (OCM<2:0>) bits in
the Output Compare Control (OCxCON<2:0>) register.
Table 15-1 lists the different bit settings for the Output
Compare modes. Figure 15-2 illustrates the output
compare operation for various modes. The user
TABLE 15-1:
FIGURE 15-2:
DS70594B-page 176
OCM<2:0>
(OCM<2:0> = 110 or 111)
000
001
010
011
100
101
110
111
Active-High One-Shot
Active-Low One-Shot
Output Compare Modes
(OCM<2:0> = 001)
(OCM<2:0> = 010)
(OCM<2:0> = 011)
(OCM<2:0> = 100)
(OCM<2:0> = 101)
Delayed One-Shot
Continuous Pulse
Module Disabled
Active-Low One-Shot
Active-High One-Shot
Toggle
Delayed One-Shot
Continuous Pulse
PWM without Fault Protection
PWM with Fault Protection
OUTPUT COMPARE MODES
Toggle
TMRy
PWM
OUTPUT COMPARE OPERATION
Mode
OCxRS
OCxR
Output Compare
Mode Enabled
Current output is maintained
Controlled by GPIO register
Preliminary
‘1’ if OCxR is non-zero
‘1’ if OCxR is non-zero
OCx Pin Initial State
‘0’ if OCxR is zero,
‘0’ if OCxR is zero,
Timer is Reset on
0
1
0
0
application must disable the associated timer when
writing to the Output Compare Control registers to
avoid malfunctions.
Period Match
Note:
See Section 13. “Output Compare” in
the “dsPIC33F/PIC24H Family Reference
Manual” (DS7029) for OCxR and OCxRS
register restrictions.
OCx rising edge
OCx falling edge
OCx rising and falling edge
OCx falling edge
OCx falling edge
No interrupt
OCFA falling edge for OC1 to OC4
OCx Interrupt Generation
 2009 Microchip Technology Inc.

Related parts for DSPIC33FJ128MC706A-E/PT