- Components/
- Integrated Circuits (ICs)/
- More ICs/
EPF10K100EQC208-1
EPF10K100EQC208-1 | |
|---|---|
| Manufacturer Part Number | EPF10K100EQC208-1 |
| Description | FLEX 10KE |
| Manufacturer | Altera |
| EPF10K100EQC208-1 datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
PrevNext
Figure 4. FLEX 10KE Device in Single-Port RAM Mode
Dedicated Inputs
& Global Signals
Dedicated
Clocks
2
EAB Local
Interconnect (1)
Note:
(1)
EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E,
EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Chip-Wide
Row Interconnect
Reset
4
D
Q
8, 4, 2, 1
D
Q
8, 9, 10, 11
D
Q
EABs can be used to implement synchronous RAM, which is easier to use
than asynchronous RAM. A circuit using asynchronous RAM must
generate the RAM write enable signal, while ensuring that its data and
address signals meet setup and hold time specifications relative to the
write enable signal. In contrast, the EAB’s synchronous RAM generates its
own write enable signal and is self-timed with respect to the input or write
clock. A circuit using the EAB’s self-timed RAM must only meet the setup
and hold time specifications of the global clock.
4, 8, 16, 32
RAM/ROM
256
16
512
8
Data In
1,024
4
2,048
2
Data Out
D
Q
Address
4, 8, 16, 32
Write Enable
Column Interconnect
4, 8
13
Related parts for EPF10K100EQC208-1 | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
Altera Corporation | ||
|
|
BGA | Altera Corporation |
|
|
|
BGA357 | Altera Corporation | |
|
|
BGA | Altera Corporation | |
|
|
BGA | Altera Corporation |
|
|
|
BGA | Altera Corporation | |
|
|
BGA | Altera Corporation |
|
