EPF10K100EQC208-1

Manufacturer Part NumberEPF10K100EQC208-1
DescriptionFLEX 10KE
ManufacturerAltera
EPF10K100EQC208-1 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Page 13/100

Download datasheet (2Mb)Embed
PrevNext
Figure 4. FLEX 10KE Device in Single-Port RAM Mode
Dedicated Inputs
& Global Signals
Dedicated
Clocks
2
EAB Local
Interconnect (1)
Note:
(1)
EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E,
EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Chip-Wide
Row Interconnect
Reset
4
D
Q
8, 4, 2, 1
D
Q
8, 9, 10, 11
D
Q
EABs can be used to implement synchronous RAM, which is easier to use
than asynchronous RAM. A circuit using asynchronous RAM must
generate the RAM write enable signal, while ensuring that its data and
address signals meet setup and hold time specifications relative to the
write enable signal. In contrast, the EAB’s synchronous RAM generates its
own write enable signal and is self-timed with respect to the input or write
clock. A circuit using the EAB’s self-timed RAM must only meet the setup
and hold time specifications of the global clock.
4, 8, 16, 32
RAM/ROM
256
16
512
8
Data In
1,024
4
2,048
2
Data Out
D
Q
Address
4, 8, 16, 32
Write Enable
Column Interconnect
4, 8
13