EPF10K100EQC208-1

Manufacturer Part NumberEPF10K100EQC208-1
DescriptionFLEX 10KE
ManufacturerAltera
EPF10K100EQC208-1 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Page 20/100

Download datasheet (2Mb)Embed
PrevNext
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Cascade Chain
With the cascade chain, the FLEX 10KE architecture can implement
functions that have a very wide fan-in. Adjacent LUTs can be used to
compute portions of the function in parallel; the cascade chain serially
connects the intermediate values. The cascade chain can use a logical AND
or logical OR (via De Morgan’s inversion) to connect the outputs of
adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE
provides four more inputs to the effective width of a function. Cascade
chain logic can be created automatically by the Altera Compiler during
design processing, or manually by the designer during design entry.
Cascade chains longer than eight bits are implemented automatically by
linking several LABs together. For easier routing, a long cascade chain
skips every other LAB in a row. A cascade chain longer than one LAB
skips either from even-numbered LAB to even-numbered LAB, or from
odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first
LAB in a row cascades to the first LE of the third LAB). The cascade chain
does not cross the center of the row (e.g., in the EPF10K50E device, the
cascade chain stops at the eighteenth LAB and a new one begins at the
nineteenth LAB). This break is due to the EAB’s placement in the middle
of the row.
Figure 10
form functions with a wide fan-in. These examples show functions of
4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade
chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode
a 16-bit address.
Figure 10. FLEX 10KE Cascade Chain Operation
AND Cascade Chain
d[3..0]
LUT
d[7..4]
LUT
d[(4n – 1)..(4n – 4)]
LUT
20
shows how the cascade function can connect adjacent LEs to
OR Cascade Chain
d[3..0]
LE1
d[7..4]
LE2
d[(4n – 1)..(4n – 4)]
LEn
LUT
LE1
LUT
LE2
LUT
LEn
Altera Corporation

Related parts for EPF10K100EQC208-1

Part Number DescriptionManufacturer Datasheet
  EPF10K100EBC356-2 Altera Corporation
  EPF10K100EFC256-3 Altera Corporation
  EPF10K100EFC484-1 Altera Corporation
  EPF10K100EQC240-3 Altera Corporation
  EPF10K100EFC256-2 Altera Corporation
  EPF10K100EFC256-1 Altera Corporation
  EPF10K100EBC356-3 Altera Corporation
  EPF10K100EFC484-2 Altera Corporation
  EPF10K100EFC484-3 Altera Corporation
  EPF10K100EBC3561X BGA Altera Corporation
  EPF10K100EBC3562N BGA357 Altera Corporation
  EPF10K100EBC3563 BGA Altera Corporation
  EPF10K100EFC2562 BGA Altera Corporation
  EPF10K100EFC2562N BGA Altera Corporation
  EPF10K100EFC4842 BGA Altera Corporation