EVAL-AD7401EDZ Analog Devices Inc, EVAL-AD7401EDZ Datasheet - Page 12

• Manufacturer Part Number: EVAL-AD7401EDZ
• Description: EVALUATION BOARD I.C.
• Manufacturer: Analog Devices Inc
• Series: iCoupler®r

Specifications of EVAL-AD7401EDZ

• Number Of Adc's: 1
• Number Of Bits: 16
• Sampling Rate (per Second): 20M
• Data Interface: Serial
• Inputs Per Adc: 1 Differential
• Input Range: ±320 mV
• Power (typ) @ Conditions: 100mW @ 20MSPS
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 105°C
• Utilized Ic / Part: AD7401
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD7401
TERMINOLOGY
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
and the ideal 1 LSB change between any two adjacent codes in
the ADC.
Integral Nonlinearity
Integral nonlinearity is the maximum deviation from a straight
line passing through the endpoints of the ADC transfer function.
The endpoints of the transfer function are specified negative
full-scale, −200 mV (V
level, and specified positive full-scale, +200 mV (V
Code 53,248 for the 16-bit level.
Offset Error
Offset error is the deviation of the midscale code (Code 32,768
for the 16-bit level) from the ideal V
Gain Error
Gain error includes both positive full-scale gain error and
negative full-scale gain error. Positive full-scale gain error is the
deviation of the specified positive full-scale code (53,248 for the
16-bit level) from the ideal V
offset error is adjusted out. Negative full-scale gain error is the
deviation of the specified negative full-scale code (12,288 for
the 16-bit level) from the ideal V
offset error is adjusted out. Gain error includes reference error.
Signal-to-(Noise + Distortion) Ratio
This ratio is the measured ratio of signal-to-(noise + distortion)
at the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all nonfundamental signals up
to half the sampling frequency (f
dependent on the number of quantization levels in the digitization
process; the more levels, the smaller the quantization noise. The
theoretical signal-to-(noise + distortion) ratio for an ideal N-bit
converter with a sine wave input is given by
Therefore, for a 12-bit converter, this is 74 dB.
Effective Number of Bits (ENOB)
The ENOB is defined by
Signal-to-(Noise + Distortion) = (6.02 N + 1.76) dB
ENOB = (SINAD − 1.76)/6.02
IN
+ − V
IN
IN
+ − V
−), Code 12,288 for the 16-bit
IN
S
/2), excluding dc. The ratio is
+ − V
IN
IN
+ − V
− (+200 mV) after the
IN
− (−200 mV) after the
IN
− (that is, 0 V).
IN
+ − V
IN
−),
Rev. C | Page 12 of 20
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the
fundamental. For the AD7401, it is defined as
where:
V
V
through the sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to f
fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it is a
noise peak.
Common-Mode Rejection Ratio (CMRR)
CMRR is defined as the ratio of the power in the ADC output at
±200 mV frequency, f, to the power of a 200 mV p-p sine wave
applied to the common-mode voltage of V
frequency f
where:
Pf is the power at frequency f in the ADC output.
Pf
Power Supply Rejection Ratio (PSRR)
Variations in power supply affect the full-scale transition but
not converter linearity. PSRR is the maximum change in the
specified full-scale (±200 mV) transition point due to a change
in power supply voltage from the nominal value (see Figure 6).
Isolation Transient Immunity
The isolation transient immunity specifies the rate of rise/fall of
a transient pulse applied across the isolation boundary beyond
which clock or data is corrupted. (It was tested using a transient
pulse frequency of 100 kHz.)
1
2
S
, V
is the rms amplitude of the fundamental.
is the power at frequency f
CMRR (dB) = 10log(Pf/Pf
THD
3
, V
4
, V
(
dB
S
, expressed as
5
, and V
)
=
20
S
/2, excluding dc) to the rms value of the
log
6
are the rms amplitudes of the second
V
2
2
+
S
V
S
in the ADC output.
)
3
2
+
V
V
1
4
2
+
V
IN
5
+ and V
2
+
V
6
2
IN
− of