WM8903LGEFK/RV Wolfson Microelectronics, WM8903LGEFK/RV Datasheet - Page 125

no-image

WM8903LGEFK/RV

Manufacturer Part Number
WM8903LGEFK/RV
Description
Audio CODECs ULTRA LOW PWR HI FI CODEC
Manufacturer
Wolfson Microelectronics
Datasheets

Specifications of WM8903LGEFK/RV

Audio Codec Type
Stereo Codec
No. Of Adcs
2
No. Of Dacs
2
No. Of Input Channels
6
No. Of Output Channels
8
Adc / Dac Resolution
24bit
Sampling Rate
96kHz
Operating Temperature Range
-40°C To +85°C
Rohs Compliant
Yes
Adcs / Dacs Signal To Noise Ratio
96dB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8903LGEFK/RV
Manufacturer:
SHARP
Quantity:
93
Part Number:
WM8903LGEFK/RV
Quantity:
2 386
Part Number:
WM8903LGEFK/RV
Manufacturer:
WOFLSON
Quantity:
20 000
Part Number:
WM8903LGEFK/RVA
Manufacturer:
SHARP
Quantity:
709
Part Number:
WM8903LGEFK/RVA
Manufacturer:
WOFLSON
Quantity:
20 000
Pre-Production
R26 (1Ah)
Audio
Interface 2
Register 1Ah Audio Interface 2
R27 (1Bh)
Audio
Interface 3
Register 1Bh Audio Interface 3
R30 (1Eh)
DAC Digital
Volume Left
Register 1Eh DAC Digital Volume Left
w
REGISTER
REGISTER
REGISTER
ADDRESS
ADDRESS
ADDRESS
10:0
BIT
4:0
7:0
BIT
BIT
8
LRCLK_RATE[10:0] 000_0010_0010 LRC Rate (Master Mode)
DACL_VOL[7:0] 1100_0000 Left DAC Digital Volume
BCLK_DIV[4:0]
DACVU
LABEL
LABEL
LABEL
DEFAULT
DEFAULT
0_1000
0
DEFAULT
BCLK Frequency (Master Mode)
00000 = CLK_SYS
00001 = Reserved
00010 = CLK_SYS / 2
00011 = CLK_SYS / 3
00100 = CLK_SYS / 4
00101 = CLK_SYS / 5
00110 = Reserved
00111 = CLK_SYS / 6
01000 = CLK_SYS / 8 (default)
01001 = CLK_SYS / 10
01010 = Reserved
01011 = CLK_SYS / 12
01100 = CLK_SYS / 16
01101 = CLK_SYS / 20
01110 = CLK_SYS / 22
01111 = CLK_SYS / 24
10000 = Reserved
10001 = CLK_SYS / 30
10010 = CLK_SYS / 32
10011 = CLK_SYS / 44
10100 = CLK_SYS / 48
DAC Volume Update
Writing a 1 to this bit causes left and right DAC
volume to be updated simultaneously
00h = Mute
01h = -71.625dB
02h = -71.250dB
… (0.375dB steps)
C0h to FFh = 0dB
LRC clock output = BCLK / LRCLK_RATE
Integer (LSB = 1)
Valid range: 8 to 2047
LRCLK duty cycle is only guaranteed with even
values (8, 10, … … , 2047).
DESCRIPTION
DESCRIPTION
DESCRIPTION
PP, Rev 3.1, August 2009
WM8903
125

Related parts for WM8903LGEFK/RV