FQB3P50TM Fairchild Semiconductor, FQB3P50TM Datasheet
FQB3P50TM
Specifications of FQB3P50TM
Related parts for FQB3P50TM
FQB3P50TM Summary of contents
Page 1
... Thermal Resistance, Junction-to-Ambient * JA R Thermal Resistance, Junction-to-Ambient JA * When mounted on the minimum pad size recommended (PCB Mount) ©2000 Fairchild Semiconductor International Features • -2.7A, -500V, R • Low gate charge ( typical 18 nC) • Low Crss ( typical 9.5 pF) • Fast switching • 100% avalanche tested • ...
Page 2
... Repetitive Rating : Pulse width limited by maximum junction temperature 62mH -2.7A -50V ≤ -2.7A, di/dt ≤ 200A ≤ DSS, 4. Pulse Test : Pulse width ≤ 300 s, Duty cycle ≤ Essentially independent of operating temperature ©2000 Fairchild Semiconductor International T = 25°C unless otherwise noted C Test Conditions -250 -250 A, Referenced to 25° -500 ...
Page 3
... Drain Current [A] D Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage 1200 1000 800 600 400 200 Drain-Source Voltage [V] DS Figure 5. Capacitance Characteristics ©2000 Fairchild Semiconductor International ※ Notes : 1. 250μ s Pulse Test 25℃ Figure 2. Transfer Characteristics ※ Note : T = 25℃ ...
Page 4
... Notes : 150 Single Pulse - Drain-Source Voltage [V] DS Figure 9. Maximum Safe Operating Area ©2000 Fairchild Semiconductor International (Continued) 2.5 2.0 1.5 1.0 ※ Notes : 0 -250 μ 0.0 100 150 200 -100 o C] Figure 8. On-Resistance Variation 3.0 2.5 100 2 1.5 1.0 0.5 0 ...
Page 5
... Resistive Switching Test Circuit & Waveforms -10V -10V Unclamped Inductive Switching Test Circuit & Waveforms -10V -10V ©2000 Fairchild Semiconductor International Gate Charge Test Circuit & Waveform Same Type Same Type as DUT as DUT -10V -10V DUT DUT DUT DUT ...
Page 6
... Peak Diode Recovery dv/dt Test Circuit & Waveforms Driver ) ( Driver ) DUT ) ( DUT ) DUT ) ( DUT ) ©2000 Fairchild Semiconductor International + + DUT DUT Driver Driver Compliment of DUT Compliment of DUT (N-Channel) (N-Channel) • dv/dt controlled by R • dv/dt controlled by R • I • I controlled by pulse period ...
Page 7
... Package Dimensions 9.90 0.20 1.27 0.10 2.54 TYP 10.00 ©2000 Fairchild Semiconductor International 2 D PAK 0.80 0.10 2.54 TYP 0.20 4.50 0.20 +0.10 1.30 –0.05 0.10 0.15 2.40 0.20 +0.10 0.50 –0.05 10.00 0.20 (8.00) (4.40) (2XR0.45) 0.80 0.10 Rev. A, August 2000 ...
Page 8
... Package Dimensions (Continued) 9.90 1.27 0.10 2.54 TYP 10.00 ©2000 Fairchild Semiconductor International 2 I PAK 0.20 1.47 0.10 0.80 0.10 2.54 TYP 0.20 4.50 0.20 +0.10 1.30 –0.05 +0.10 0.50 2.40 –0.05 0.20 Rev. A, August 2000 ...
Page 9
... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ CMOS™ FACT™ FACT Quiet Series™ ® FAST FASTr™ ...