MT88E46AS Zarlink, MT88E46AS Datasheet

no-image

MT88E46AS

Manufacturer Part Number
MT88E46AS
Description
Caller ID CMOS 3.58MHz 3.3V/5V 20-Pin SOIC Tube
Manufacturer
Zarlink
Datasheet

Specifications of MT88E46AS

Package
20SOIC
Telecommunication Standards Supported
Bellcore GR-30-CORE|SR-TSV-002476|TIA/EIA-716|TIA/EIA-777
Fabrication Technology
CMOS
Maximum Data Rate
1.212 KBd
Typical Operating Supply Voltage
3.3|5 V
Typical Supply Current
4.3 mA
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
85 °C
Operating Frequency
3.58 MHz

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT88E46AS
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
MT88E46AS1
Manufacturer:
ZARLINK
Quantity:
595
Features
Applications
Compatible with Bellcore GR-30-CORE,
TSV-002476; TIA/EIA-716 and TIA/EIA-777
Pin compatible with MT88E45
Differential input amplifiers with adjustable gains
for Tip/Ring and 4-wire side connections
TIA (Telecommunications Industry Association)
MEI (Multiple Extension Interworking) compatible
architecture: CAS (CPE Alerting Signal) detection
is selectable between Tip/Ring and 4-wire side
4-wire side CAS detection is Bellcore talkoff and
talkdown compliant when near end speech is
attenuated 8 dB or better, and is close to talkoff
compliant even without near end speech attenuation
Tip/Ring side CAS detection typically meets
talkdown condition 1 (the average case)
1200 baud Bell 202 and CCITT V.23 FSK
demodulation
Selectable 3-wire FSK data interface (serial bit
stream or 1 byte buffer) with facility to monitor stop
bit for framing error check
FSK carrier detect status output
3 to 5 V ± 10% supply voltage
Uses 3.579545 MHz crystal
Low power CMOS with power down mode
Bellcore compliant CIDCW (Calling Identity
Delivery on Call Waiting) and CWD (Call Waiting
Deluxe) telephones
CIDCW and CWD telephone adjunct boxes
GS1
IN1+
IN1-
IN2+
IN2-
GS2
V
REF
OSC1
+
+
Bias
Generator
-
-
Oscillator
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
PWDN
OSC2
PWDN
Copyright 2000-2006, Zarlink Semiconductor Inc. All Rights Reserved.
MODE
GS1en
GS1en
FSKen
Control Bit
Decode
CB0
PWDN
Anti-Alias
Filter
CB1
CASen
Figure 1 - Functional Block Diagram
PWDN
CB2
Zarlink Semiconductor Inc.
GS1en
SR-
CASen
FSK
Bandpass
2130Hz
Bandpass
2750Hz
Bandpass
FSKen
CASen
Description
The MT88E46 is a CMOS integrated circuit suitable for
receiving the FSK and CAS signals in North American
(Bellcore) CIDCW, CWD and CID (Calling Identity
Delivery) services. It provides an optimal solution for the
CIDCW (also known as Type 2) and CWD (Type 2.5)
telephone set applications by providing separate input op-
amps for Tip/Ring and 4-wire side (receive pair of the
telephone hybrid or speech IC) connections. The Tip/Ring
connection is compatible with TIA’s MEI scheme and can
be used for FSK demodulation and ‘on hook mode’ CAS
detection. The 4-wire side connection is for ‘off hook
mode’ CAS detection. The CAS detection modes - on
hook and off hook - use different algorithms which are
optimized for the CPE states. In ‘off hook mode’ the CAS
detector is Bellcore compliant when near end speech is
attenuated 8dB or better. ‘On hook mode’ is optimized for
talkdown only and typically meets talkdown condition 1
(the average case) without speech attenuation at Tip/Ring
such as in the on hook state MEI CPE.
On/Off Hook mode
MT88E46AS
MT88E46ASR
MT88E46AS1
MT88E46ASR1
Computer Telephony Integrated (CTI) systems
Bellcore Compliant Calling Number
Tone
Detection
Algorithm
FSK
Demod
Carrier
Detector
Ordering Information
*Pb Free Matte Tin
20 Pin SOIC
20 Pin SOIC
20 Pin SOIC*
20 Pin SOIC*
-40 to +85 °C
Data Timing
Recovery
Identification Circuit
MODE
Patent pending
DET
DR
MT88E46
Tubes
Tape & Reel
Tubes, Bake &
Tape & Reel,
Bake & Drypack
Drypack
Data Sheet
CD
DR/DET
Vdd
Vss
DATA
DCLK
November 2006

Related parts for MT88E46AS

MT88E46AS Summary of contents

Page 1

... Copyright 2000-2006, Zarlink Semiconductor Inc. All Rights Reserved. Bellcore Compliant Calling Number SR- MT88E46AS MT88E46ASR MT88E46AS1 MT88E46ASR1 • Computer Telephony Integrated (CTI) systems Description The MT88E46 is a CMOS integrated circuit suitable for receiving the FSK and CAS signals in North American (Bellcore) CIDCW, CWD and CID (Calling Identity Delivery) services ...

Page 2

MT88E46 Change Summary Changes from March 2000 Issue to November 2006 Issue. Page Item 1 Pin Description Pin # Name Voltage Reference (Output). Nominally Vdd/ used to bias the GS1 (Tip/Ring connection) and 1 V REF GS2 (telephone ...

Page 3

Data Sheet Pin Description Pin # Name 3-Wire FSK Interface Data Clock (Schmitt Logic Input/CMOS Logic Output). In interface mode 0 (when the CB0 pin is logic low) this is a CMOS output whose rising edge denotes the nominal mid-point ...

Page 4

MT88E46 Control Bit (CB0/1/2) Functionality FSK Input CB0 CB1 CB2 Interface Op-Amp 0 Set by CB0 GS1 0 Set by CB0 GS2 0 Set by CB0 GS1 Mode ...

Page 5

... When CAS is transmitted from the central office, even though the far end has been muted the near end user (the end which is to receive the caller ID information) may be speaking. Therefore, the CAS must be detected in the presence of near end speech, noise or music. Failure to detect the CAS and reply with ACK within a defined interval is known as ‘ ...

Page 6

MT88E46 demodulation is available only connection. The CAS detector operates in ‘on hook mode’ and ‘off hook mode’ using different algorithms optimized for the CPE states. On hook mode is available only at the Tip/Ring connection, while off hook mode ...

Page 7

Data Sheet In Table 3 (talkoff results) column 3, the result was obtained using pre-emphasized speech as both the near end and far end speech sources pessimistic, as recognized in SR-TSV-002476, because in reality the pre- emphasis originally ...

Page 8

MT88E46 GS1 GS1 op-amp configured as in Figure IN2+ IN2- GS2 Figure 5 - GS2 Op-Amp Connected as GS1 Voltage Follower CAS Detection When CAS detection is selected, the dual purpose DR/ DET pin is the DET ...

Page 9

Data Sheet CPE shall immediately become the ACK-Sender, go off hook no later than 35 ms after the start of the line HIGH state, complete the CAS-ACK handshake, and remain as ACK-Sender for the duration of the call. This situation ...

Page 10

MT88E46 byte DR goes low to indicate that a new byte has become available. The microcontroller applies pulses at the DCLK input pin to read the register contents serially out of the DATA pin (see Figure 15). Internal to the ...

Page 11

Data Sheet Resonance Mode: Parallel Load Capacitance: 18pF 150 Ω Maximum Series Resistance: Maximum Drive Level e.g. CTS MP036S Alternatively an external clock source can be used. In which case the OSC1 pin should be driven directly from ...

Page 12

MT88E46 TIP RING Microcontroller = From Microcontroller (FSK Interface Mode 1 selected) R13 is required only if both FSK interface mode 0 and power down features are used. Unless stated otherwise, ...

Page 13

Data Sheet 1.00 0.95 0.90 0.85 0.80 0.75 0.70 0.65 0.63095 0.60 3.0 Figure 9 - GS1 and GS2 Gain Ratios as a Function of Nominal Vdd Gain Setting Resistor Calculation for Nominal Vdd between 3 and 5V • For ...

Page 14

MT88E46 Absolute Maximum Ratings* - Parameter 1 Supply voltage with respect to Vss 2 Voltage on any pin other than supplies 3 Current at any pin other than supplies 4 Storage Temperature * Exceeding these values may cause permanent damage. ...

Page 15

Data Sheet † DC Electrical Characteristics Characteristics DCLK DATA Output Low Sink 8 DR/DET Current CD IN1+ IN1- IN2+ IN2- 9 Input Current DCLK CB0 CB1 CB2 10 Output Voltage V REF 11 Output Resistance †DC Electrical Characteristics are over ...

Page 16

MT88E46 † AC Electrical Characteristics Characteristics 1 Accept Signal Level 2 Bell 202 Format Reject Signal Level 3 Transmission Rate Mark and Space Frequencies Bell 202 1 (Mark) Bell 202 0 (Space) 4 CCITT V.23 1 (Mark) CCITT V.23 0 ...

Page 17

Data Sheet AC Electrical Characteristics † Characteristics 1 Rise time 2 DR Fall time 3 Low time 4 Rate DATA 5 Input FSK to DATA delay 6 Rise time 7 Fall time DATA DCLK 8 DATA to DCLK delay 9 ...

Page 18

MT88E46 AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels Characteristics 1 CMOS Threshold Voltage 2 Rise/Fall Threshold Voltage High 3 Rise/Fall Threshold Voltage Low DATA DCLK Figure 10 - DATA and DCLK Mode 0 Output Timing DR DCLK 18 ...

Page 19

Data Sheet CAS DET (Output) start TIP/RING stop t IDD start DATA (Output) stop DCLK (Output (Output) Note: ...

Page 20

MT88E46 TIP/RING 1st Ring Ch. seizure B A PWDN Note 2 (Note OSC2 FSKen (Note (Note 5) DCLK DATA Figure 16 - Application Timing: Bellcore On-Hook Data Transmission Associated with Ringing, e.g. Calling Notes: ...

Page 21

Data Sheet CPE goes off-hook TIP/RING CAS A PWDN Note 1 (Note 6) Off Hook CASen (Note 6) FSKen Note 2 (Note OSC2 t DET2 DET (Note (Note 7) DCLK DATA Figure 17 - ...

Page 22

...

Page 23

... Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned ...

Related keywords