MT8888CE1 Zarlink, MT8888CE1 Datasheet - Page 2

no-image

MT8888CE1

Manufacturer Part Number
MT8888CE1
Description
DTMF TXRX 3.58MHz CMOS 5V 20-Pin PDIP Tube
Manufacturer
Zarlink
Datasheet

Specifications of MT8888CE1

Package
20PDIP
Operating Frequency
3.58 MHz
Typical Supply Current
7 mA
Typical Operating Supply Voltage
5 V
Minimum Operating Supply Voltage
4.75 V
Maximum Operating Supply Voltage
5.25 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT8888CE1
Manufacturer:
ZARLINK
Quantity:
23
Pin Description
14-17 18-21 19-22
OSC1
OSC2
TONE
20
10
12
13
11
1
2
3
4
5
6
7
8
9
VRef
VSS
WR
IN+
GS
IN-
CS
20 PIN PLASTIC DIP/SOIC
Pin #
24
10
12
13
14
15
11
1
2
3
4
5
6
7
10
1
2
3
4
5
6
7
8
9
28
12
13
14
15
17
18
1
2
4
6
7
8
9
20
19
18
17
16
15
14
13
12
11
IRQ/CP Interrupt Request/Call Progress (open drain) output. In interrupt mode, this
D0-D3 Microprocessor Data Bus. High impedance when CS = 1 or RD = 1.
Name
OSC1 DTMF clock/oscillator input. Connect a 4.7 MΩ resistor to VSS if crystal oscillator is
OSC2 Oscillator output. A 3.579545 MHz crystal connected between OSC1 and OSC2
TONE Output from internal DTMF transmitter.
V
RS0
V
WR
GS
RD
IN+
IN-
CS
Ref
SS
VDD
St/GT
ESt
D3
D2
D1
D0
IRQ/CP
RD
RS0
Non-inverting op-amp input.
Inverting op-amp input.
Gain Select. Gives access to output of front end differential amplifier for
connection of feedback resistor.
Reference Voltage output (V
Ground (0V ).
used.
completes the internal oscillator circuit. Leave open circuit when OSC1 is driven
externally.
Write microprocessor input. TTL compatible.
Chip Select input. Active Low. This signal must be qualified externally by address
latch enable (ALE) signal, see Figure 14.
Register Select input. Refer to Table 3 for bit interpretation. TTL compatible.
Read microprocessor input. TTL compatible.
output goes low when a valid DTMF tone burst has been transmitted or received.
In call progress mode, this pin will output a rectangular signal representative of the
input signal applied at the input op-amp. The input signal must be within the
bandwidth limits of the call progress filter, see Figure 8.
TTL compatible.
OSC1
OSC2
TONE
VRef
VSS
WR
IN+
GS
NC
NC
CS
IN-
Figure 2 - Pin Connections
Zarlink Semiconductor Inc.
10
11
12
1
2
3
4
5
6
7
8
9
MT8888C
24 PIN SSOP
2
24
23
22
21
20
19
18
17
16
15
14
13
DD
/2).
VDD
St/GT
ESt
D3
D2
D1
D0
NC
NC
IRQ/CP
RD
RS0
Description
OSC1
OSC2
VRef
VSS
NC
NC
NC
5
6
7
8
9
10
11
28 PIN PLCC
Data Sheet
25
24
23
22
21
20
19
NC
NC
NC
D3
D2
D1
D0

Related parts for MT8888CE1