MT8889CS1

Manufacturer Part NumberMT8889CS1
DescriptionDTMF TXRX 3.579MHz CMOS 5V 20-Pin SOIC Tube
ManufacturerZarlink
MT8889CS1 datasheet
 


Specifications of MT8889CS1

Package20SOICOperating Frequency3.579 MHz
Typical Supply Current7 mATypical Operating Supply Voltage5 V
Minimum Operating Supply Voltage4.75 VMaximum Operating Supply Voltage5.25 V
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Page 1/24

Download datasheet (514Kb)Embed
Next
Features
Central office quality DTMF transmitter/receiver
Low power consumption
High speed adaptive micro interface
Adjustable guard time
Automatic tone burst mode
Call progress tone detection to -30 dBm
Applications
Credit card systems
Paging systems
Repeater systems/mobile radio
Interconnect dialers
Personal computers
Description
The MT8889C is a monolithic DTMF transceiver with
call progress filter. It is fabricated in CMOS technology
offering low power consumption and high reliability.
D/A
TONE
Converters
Tone Burst
Gating Cct.
IN+
+
Dial
Tone
-
High Group
IN-
Filter
GS
Low Group
OSC1
Oscillator
Circuit
OSC2
Bias
Circuit
V
V
V
DD
Ref
SS
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2008, Zarlink Semiconductor Inc. All Rights Reserved.
MT8889CE
MT8889CS
MT8889CN
MT8889CE1
MT8889CS1
MT8889CN1
MT8889CSR
MT8889CSR1
The receiver section is based upon the industry
standard MT8870 DTMF receiver while the transmitter
utilizes a switched capacitor D/A converter for low
distortion, high accuracy DTMF signalling. Internal
counters provide a burst mode such that tone bursts
can be transmitted with precise timing. A call progress
filter can be selected allowing a microprocessor to
analyze call progress tones.
The MT8889C utilizes an adaptive micro interface,
which allows the device to be connected to a number
of popular microcontrollers with minimal external logic.
Row and
Transmit Data
Column
Register
Counters
Status
Control
Register
Logic
Control
Register
Digital
Filter
Algorithm
Control
and Code
Converter
Register
Filter
Control
Receive Data
Steering
Logic
Register
Logic
ESt
St/GT
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
MT8889C
Integrated DTMF Transceiver
with Adaptive Micro Interface
Data Sheet
Ordering Information
20 Pin PDIP
Tubes
20 Pin SOIC
Tubes
24 Pin SSOP
Tubes
20 Pin PDIP*
Tubes
20 Pin SOIC*
Tubes
24 Pin SSOP*
Tubes
20 Pin SOIC
Tape & Reel
20 Pin SOIC*
Tape & Reel
*Pb Free Matte Tin
-40°C to +85°C
Data
Bus
Buffer
Interrupt
Logic
A
I/O
Control
B
July 2008
D0
D1
D2
D3
IRQ/CP
DS/RD
CS
R/W/WR
RS0

MT8889CS1 Summary of contents

  • Page 1

    ... Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2008, Zarlink Semiconductor Inc. All Rights Reserved. MT8889CE MT8889CS MT8889CN MT8889CE1 MT8889CS1 MT8889CN1 MT8889CSR MT8889CSR1 The receiver section is based upon the industry standard MT8870 DTMF receiver while the transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling ...

  • Page 2

    ... TTL compatible. MT8889C 24 IN+ 1 VDD 2 23 IN- St/ ESt VRef 5 20 VSS D2 19 OSC1 OSC2 TONE 15 10 IRQ/CP R/W/ DS/ RS0 24 PIN SSOP Figure 2 - Pin Connections Description /2 Zarlink Semiconductor Inc. Data Sheet • VRef VSS OSC1 OSC2 PIN PLCC resistor to VSS if crystal oscillator Ω ...

  • Page 3

    ... The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals. MT8889C Description frees the device to accept a new tone pair. TSt /2. Provision is made for connection of a feedback resistor to the op Zarlink Semiconductor Inc. Data Sheet TSt ...

  • Page 4

    ... VOLTAGE GAIN (A diff) - R5/R1 V INPUT IMPEDANCE diff (1/ωC) IN Figure 4 - Differential Input Configuration F F DIGIT LOW HIGH 697 1209 1 697 1336 2 697 1477 3 770 1209 4 770 1336 5 770 1477 6 Table 1 - Functional Encode/Decode Table 4 Zarlink Semiconductor Inc. IN+ IN Ref MT8889C IN+ IN Ref MT8889C ...

  • Page 5

    ... HIGH 3 1209 1336 1477 1336 1209 * 1 0 1477 # 1 1 1633 1633 1633 1633 reaches the threshold (V GTP continues to drive high as long as ESt remains high. Finally, after Zarlink Semiconductor Inc. Data Sheet the steering logic to register the TSt low when the delayed ...

  • Page 6

    ... ID DAmax GTAmax DPmin ≤ DAmin GTAmin DPmax C1 GTP (R1C1 GTA R = (R1R2) / ( decreasing tGTP; (tGTP < tGTA (R1C1 GTP C1 GTA (R1R2) / ( decreasing tGTA; (tGTP > tGTA) Figure 6 - Guard Time Adjustment 6 Zarlink Semiconductor Inc. Data Sheet ) TSt - TSt - TSt / TSt - TSt / TSt ...

  • Page 7

    ... Register IRQ/CP MT8889C The call progress tone input and DTMF input are common REC ID TONE TONE # GTP t GTA t PStRX # n t PStb3 Figure 7 - Receiver Timing Diagram 7 Zarlink Semiconductor Inc. Data Sheet is the minimum signal duration REC with a long t REC TONE # TSt # ( GTP DO ...

  • Page 8

    ... TIME TO DETECT VALID FREQUENCIES PRESENT TIME TO DETECT VALID FREQUENCIES ABSENT GUARD TIME, TONE PRESENT. GTP t GUARD TIME, TONE ABSENT. GTA MT8889C 0 250 500 FREQUENCY (Hz) = Reject = May Accept = Accept Figure 8 - Call Progress Response Figure 9 - Description of Timing Events 8 Zarlink Semiconductor Inc. Data Sheet 750 ...

  • Page 9

    ... Figure 6 that the distortion products are very low in amplitude. MT8889C and f ) are referred to as Low Group and LOW HIGH Scaling Information 10 dB/Div Start Frequency = 0 Hz Stop Frequency = 3400 Hz Marker Frequency = 697 Hz and 1209 Hz Figure 10 - Spectrum Plot 9 Zarlink Semiconductor Inc. Data Sheet ...

  • Page 10

    ... Table 2 - Actual Frequencies Versus Standard Requirements MT8889C OUTPUT FREQUENCY (Hz) SPECIFIED ACTUAL 697 699.1 L1 770 766.2 L2 852 847.4 L3 941 948.0 L4 1209 1215 1336 1331.7 H3 1477 1471.9 1633 1645 Zarlink Semiconductor Inc. Data Sheet %ERROR +0.30 -0.49 -0.54 +0.74 +0.57 -0.32 -0.35 +0.73 ...

  • Page 11

    ... Alternatively, the OSC1 inputs on all devices can be driven from a TTL buffer with the OSC2 outputs left unconnected. MT8889C .... fundamental .... V as measured on the output waveform. The total 2f nf and the sum of all the intermodulation components. The IMD .... IMD Zarlink Semiconductor Inc. Data Sheet correspond to the low group H ...

  • Page 12

    ... CRB, and subsequent write cycles will be directed back to CRA. The read- only status register indicates the current transceiver state (see Table 8). MT8889C MT8889C MT8889C OSC1 OSC2 OSC1 OSC2 Figure 13 - Common Crystal Connection 12 Zarlink Semiconductor Inc. Data Sheet ...

  • Page 13

    ... Write to Transmit Data Register Read from Receive Data Register Write to Control Register Read from Status Register Table 3 - Internal Register Functions IRQ CP/DTMF Table 4 - CRA Bit Positions C/R S/D TEST Table 5 - CRB Bit Positions 13 Zarlink Semiconductor Inc. Data Sheet b0 TOUT b0 BURST ENABLE ...

  • Page 14

    ... After writing to control register B, the following control register write cycle will be directed to control register A. Table 6 - Control Register A Description MT8889C MT8889 MC68HC11 A8-A15 AS AD0-AD3 DS RW 8031/8051 MT8889 8080/8085 A8-A15 ALE DESCRIPTION 14 Zarlink Semiconductor Inc. Data Sheet MT8889C CS D0-D3 RS0 DS/RD R/W/WR MT8889C CS D0-D3 RS0 DS/RD R/W/WR (b) ...

  • Page 15

    ... Valid data is in the Receive Data Register. Set upon the valid detection of the absence of a DTMF signal. 15 Zarlink Semiconductor Inc. Data Sheet STATUS FLAG CLEARED Interrupt is inactive. Cleared after Status Register is read. Cleared after Status Register is read or when in non-burst mode. ...

  • Page 16

    ... Microprocessor based systems can inject undesirable noise into the supply rails. The performance of the MT8889C can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided. TEST POINT MMD7000 (or equivalent) Figure 16 - Test Circuits 16 Zarlink Semiconductor Inc. Data Sheet µP or µC 5.0 VDC 3 kΩ ...

  • Page 17

    ... NOTE: IN THE TX BURST MODE, STATUS REGISTER BIT 1 WILL NOT BE SET UNTIL 100 ms ( WRITTEN TO THE TX DATA REGISTER. IN EXTENDED BURST MODE THIS TIME WILL BE DOUBLED TO 200 ms ( MT8889C INITIALIZATION PROCEDURE Motorola Intel RS0 R RS0 R Figure 17 - Application Notes 17 Zarlink Semiconductor Inc. Data Sheet Data ± 2 ms) AFTER THE DATA IS ± 4 ms) ...

  • Page 18

    ... OHO 2.4 2.5 2.6 Ref -1.4 -6 2.0 4 -0.5 -3 Zarlink Semiconductor Inc. Data Sheet Min. Max. Units 6 V -0 -65 +150 1000 Max. Units Test Conditions 5.25 V °C +85 MHz Units Test Conditions Note 9* V Note = load V Note 9* No load ...

  • Page 19

    ... Voltages are with respect to ground (V ‡ Sym. Min. Typ. Max. -29 +1 27.5 869 ) unless otherwise stated ‡ Sym. Min. Typ. Max. 8 ±1.5%± 2Hz ±3.5% -16 - Zarlink Semiconductor Inc. Data Sheet Units Test Conditions mA V =0. unless otherwise stated Units Test Conditions ≤ V ≤ MΩ kHz ...

  • Page 20

    ... PSE V -6.1 -2.1 HOUT V -8.1 -4.1 LOUT THD -35 ±0.7 ±1 Zarlink Semiconductor Inc. Data Sheet ), unless otherwise stated. Units Conditions Hz @ -25 dBm, Note -25 dBm Hz @ -25 dBm dBm Units Conditions Units Conditions ms Note 11 ms Note 11 µs See Figure 7 µs See Figure 7 ...

  • Page 21

    ... DHR t 100 DDR t 45 DSW t 10 DHW CSS t 40 CSH OUT 21 Zarlink Semiconductor Inc. Data Sheet Units Conditions MHz ns Ext. clock % Ext. clock pF ), unless otherwise stated. SS Units Conditions MHz Figure 18 ns Figure 18 ns Figure 18 ns Figure 18 ns Figure 18 ns Figures 19 & Figures 19 & ...

  • Page 22

    ... Figure 19 - MC6800/MC6802/MC6809 Timing Diagram Note from data to DS falling edge; t DSW MT8889C t CYC Figure 18 - DS/RD/WR Clock Pulse t RWS 16 bytes of Addr t CSS CSS is from DS rising edge to CS rising edge CSH 22 Zarlink Semiconductor Inc. Data Sheet RWH t DDR t DHR t t DSW DHW t CSH CSH ...

  • Page 23

    ... D0-D3 (Addr ALE.Addr * microprocessor pins Figure 21 - 8031/8051/8085 Read Timing Diagram MT8889C t RWS t DDR AS Addr Addr CSH High Byte of Addr t CSS t CSS t t DDR AH A8-A15 Address t CSH 23 Zarlink Semiconductor Inc. Data Sheet t RWH t DHR Data Data t t DSW DHW t DHR Data ...

  • Page 24

    ... ALE P0* (RS0, A0-A7 D0-D3 (Addr ALE.Addr * microprocessor pins Figure 22 - 8031/8051/8085 Write Timing Diagram MT8889C t CSS t DSW t AH Data A8-A15 Address t CSH 24 Zarlink Semiconductor Inc. Data Sheet t DHW ...