ISPLSI 2096VE-100LT128 LATTICE SEMICONDUCTOR, ISPLSI 2096VE-100LT128 Datasheet
ISPLSI 2096VE-100LT128
Specifications of ISPLSI 2096VE-100LT128
Related parts for ISPLSI 2096VE-100LT128
ISPLSI 2096VE-100LT128 Summary of contents
Page 1
... The basic unit of logic on the ispLSI 2096VE device is the Generic Logic Block (GLB). The GLBs are labeled A0 (see Figure 1). There are a total of 24 GLBs in the ispLSI 2096VE device. Each GLB is made up of four macrocells ...
Page 2
... All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew. Clocks in the ispLSI 2096VE device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2 asynchronous clock can be selected on a GLB basis ...
Page 3
... MHz) A SYMBOL PARAMETER C Dedicated Input Capacitance 1 C I/O Capacitance 2 C Clock and Global Output Enable Capacitance 3 Erase Reprogram Specifications PARAMETER Erase/Reprogram Cycles Specifications ispLSI 2096VE 1 PARAMETER Commercial T = 0° 70°C A Industrial T = -40° 85°C A TYPICAL MINIMUM 10000 3 MIN. ...
Page 4
... Refer to the Power Consumption CC section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum Specifications ispLSI 2096VE Figure 2. Test Load GND to 3.0V ≤ 1.5ns 10% to 90% 1.5V 1.5V ...
Page 5
... External Synchronous Clock Pulse Duration, Low wl 1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock. 2. Standard 16-bit counter using GRP feedback. 3. Reference Switching Test Conditions section. Specifications ispLSI 2096VE Over Recommended Operating Conditions 1 DESCRIPTION 2 1 ...
Page 6
... External Synchronous Clock Pulse Duration, Low wl 1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock. 2. Standard 16-bit counter using GRP feedback. 3. Reference Switching Test Conditions section. Specifications ispLSI 2096VE Over Recommended Operating Conditions 1 DESCRIPTION 2 1 ...
Page 7
... Global Reset to GLB gr 1. Internal Timing Parameters are not tested and are for reference only. 2. Refer to Timing Model in this data sheet for further details. 3. The XOR adjacent path can only be used by hard macros. Specifications ispLSI 2096VE 1 Over Recommended Operating Conditions DESCRIPTION 3 ...
Page 8
... Global Reset to GLB gr 1. Internal Timing Parameters are not tested and are for reference only. 2. Refer to Timing Model in this data sheet for further details. 3. The XOR adjacent path can only be used by hard macros. Specifications ispLSI 2096VE 1 Over Recommended Operating Conditions DESCRIPTION 3 ...
Page 9
... Note: Calculations are based upon timing specifications for the ispLSI 2096VE-250L. Specifications ispLSI 2096VE GRP GLB Feedback Comb 4 PT Bypass #23 GRP Reg 4 PT Bypass GLB Reg Bypass #22 #24 ...
Page 10
... Product Terms Figure 3. Typical Device Power Consumption vs fmax I CC can be estimated for the ispLSI 2096VE using the following equation (mA PTs * 0.63 Nets * Fmax * 0.005) Where PTs = Number of Product Terms used in design ...
Page 11
... VCC 2, 16, 31, 95, 114 1 NC 13, 49 pins are not to be connected to any active signal, VCC or GND. Specifications ispLSI 2096VE Input/Output Pins - These are the general purpose I/O pins used by the 24, 25, 26 30, 32, 33 logic array. 38, 39, 40 44, 45, 46 54, ...
Page 12
... Pin Configuration ispLSI 2096VE 128-Pin TQFP Pinout Diagram (0.4mm Lead Pitch/14.0 x 14.0mm Body Size) 1 I/O 85 VCC I RESET 15 VCC 16 GOE 1 17 GND 18 BSCAN 19 TDI VCC 31 I pins are not to be connected to any active signals, VCC or GND. ...
Page 13
... Specifications ispLSI 2096VE – XXXXX X COMMERCIAL ORDERING NUMBER 4.0 ispLSI 2096VE-250LT128 4.5 ispLSI 2096VE-200LT128* ispLSI 2096VE-135LT128 7.5 10 ispLSI 2096VE-100LT128 INDUSTRIAL ORDERING NUMBER 7.5 ispLSI 2096VE-135LT128I COMMERCIAL ORDERING NUMBER 4.0 ispLSI 2096VE-250LTN128 ispLSI 2096VE-135LTN128 7.5 10 ispLSI 2096VE-100LTN128 INDUSTRIAL ORDERING NUMBER 7.5 ...