XC2VP7-5FG456I Xilinx Inc, XC2VP7-5FG456I Datasheet - Page 107

no-image

XC2VP7-5FG456I

Manufacturer Part Number
XC2VP7-5FG456I
Description
FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP7-5FG456I

Package
456FBGA
Family Name
Virtex-II Pro™
Device Logic Units
11088
Number Of Registers
9856
Maximum Internal Frequency
1050 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
248
Ram Bits
811008
Number Of Logic Elements/cells
11088
Number Of Labs/clbs
1232
Total Ram Bits
811008
Number Of I /o
248
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP7-5FG456I
Manufacturer:
RFMD
Quantity:
1 560
Part Number:
XC2VP7-5FG456I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC2VP7-5FG456I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP7-5FG456I
Manufacturer:
XILINX
0
Part Number:
XC2VP7-5FG456I
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC2VP7-5FG456I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Block SelectRAM+ Switching Characteristics
Table 44: Block SelectRAM+ Switching Characteristics
TBUF Switching Characteristics
Table 45: TBUF Switching Characteristics
DS083 (v4.7) November 5, 2007
Product Specification
Notes:
1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
Sequential Delays
Setup and Hold Times Before Clock CLK
Clock CLK
Combinatorial Delays
Clock CLK to DOUT output
ADDR inputs
DIN inputs
EN input
RST input
WEN input
CLKA to CLKB setup time for different ports
Minimum Pulse Width, High
Minimum Pulse Width, Low
IN input to OUT output
TRI input to OUT output high-impedance
TRI input to valid data on OUT output
if a “0” is listed, there is no positive hold time.
R
Description
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
www.xilinx.com
T
T
T
T
T
BWCK
BDCK
BRCK
BACK
BECK
Symbol
T
T
T
T
BPWH
BPWL
BCKO
BCCS
Symbol
/T
/T
/T
/T
/T
T
BCKA
BCKD
BCKE
BCKR
BCKW
T
T
OFF
ON
IO
0.27/ 0.22
0.20/ 0.22
0.28/ 0.00
0.28/ 0.00
0.33/ 0.00
1.41
1.17
1.17
1.0
-7
0.88
0.48
0.48
-7
Speed Grade
Speed Grade
0.31/ 0.25
0.23/ 0.25
0.32/ 0.00
0.32/ 0.00
0.35/ 0.00
1.50
1.30
1.30
1.0
-6
1.01
0.55
0.55
-6
0.35/ 0.28
0.26/ 0.28
0.35/ 0.00
0.35/ 0.00
0.39/ 0.00
1.68
1.50
1.50
1.0
1.12
0.61
0.61
-5
-5
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Units
Units
36

Related parts for XC2VP7-5FG456I