XC3S1000-4FG676C | |
|---|---|
| Manufacturer Part Number | XC3S1000-4FG676C |
| Description | FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA |
| Manufacturer | Xilinx Inc |
| XC3S1000-4FG676C datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of XC3S1000-4FG676C | |||
|---|---|---|---|
| Package | 676FBGA | Family Name | Spartan®-3 |
| Device Logic Units | 17280 | Device System Gates | 1000000 |
| Maximum Internal Frequency | 630 MHz | Typical Operating Supply Voltage | 1.2 V |
| Maximum Number Of User I/os | 391 | Ram Bits | 442368 |
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
PrevNext
Spartan-3 FPGA Family: Pinout Descriptions
VCCAUX Type: Voltage Supply for Auxiliary
Logic
The VCCAUX pins supply power to various auxiliary cir-
cuits, such as to the Digital Clock Managers (DCMs), the
JTAG pins, and to the dedicated configuration pins (CON-
FIG type). VCCAUX must be +2.5V.
All VCCAUX inputs must be connected together and to the
+2.5V voltage supply. Furthermore, there must be sufficient
supply decoupling to guarantee problem-free operation, as
described in
XAPP623: Power Distribution System (PDS)
Design: Using Bypass/Decoupling Capacitors
Because VCCAUX connects to the DCMs and the DCMs
are sensitive to voltage changes, be sure that the VCCAUX
supply and the ground return paths are designed for low
noise and low voltage drop, especially that caused by a
large number of simultaneous switching I/Os.
GND Type: Ground
All GND pins must be connected and have a low resistance
path back to the various VCCO, VCCINT, and VCCAUX
supplies.
Pin Behavior During Configuration
Table 78
shows how various pins behave during the FPGA
configuration process. The actual behavior depends on the
values applied to the M2, M1, and M0 mode select pins and
the HSWAP_EN pin. The mode select pins determine which
of the DUAL type pins are active during configuration. In
Table 78: Pin Behavior After Power-Up, During Configuration
Serial Modes
Master
Pin Name
<0:0:0>
I/O: General-purpose I/O pins
IO
IO_Lxxy_#
DUAL: Dual-purpose configuration pins
IO_Lxxy_#/
DIN (I)
DIN/D0
IO_Lxxy_#/
D1
IO_Lxxy_#/
D2
IO_Lxxy_#/
D3
IO_Lxxy_#/
D4
114
JTAG configuration mode, none of the DUAL-type pins are
used for configuration and all behave as user-I/O pins.
All DUAL-type pins not actively used during configuration
and all I/O-type, DCI-type, VREF-type, GCLK-type pins are
high impedance (floating, three-stated, Hi-Z) during the
configuration process. These pins are indicated in
as shaded table entries or cells. These pins have a pull-up
resistor to their associated VCCO if the HSWAP_EN pin is
Low. When HSWAP_EN is High, these pull-up resistors are
disabled during configuration.
Some pins always have an active pull-up resistor during
.
configuration, regardless of the value applied to the
HSWAP_EN pin. After configuration, these pull-up resistors
are controlled by
•
All the dedicated CONFIG-type configuration pins
(CCLK,
HSWAP_EN) have a pull-up resistor to VCCAUX.
•
All JTAG-type pins (TCK, TDI, TMS, TDO) have a
pull-up resistor to VCCAUX.
•
The INIT_B DUAL-purpose pin has a pull-up resistor to
VCCO_4 or VCCO_BOTTOM, depending on package
style.
After configuration completes, some pins have optional
behavior controlled by the configuration bitstream loaded
into the part. For example, via the bitstream, all unused I/O
pins can be collectively configured as input pins with either
a pull-up resistor, a pull-down resistor, or be left in a
high-impedance state.
Configuration Mode Settings <M2:M1:M0>
SelectMap Parallel Modes
Slave
Master
<1:1:1>
<0:1:1>
DIN (I)
D0 (I/O)
D1 (I/O)
D2 (I/O)
D3 (I/O)
D4 (I/O)
www.xilinx.com
Bitstream
Options.
PROG_B,
DONE,
M2,
M1,
Bitstream
Slave
JTAG Mode
Configuration
<1:1:0>
<1:0:1>
UnusedPin
UnusedPin
D0 (I/O)
UnusedPin
D1 (I/O)
UnusedPin
D2 (I/O)
UnusedPin
D3 (I/O)
UnusedPin
D4 (I/O)
UnusedPin
DS099-4 (v2.5) December 4, 2009
Product Specification
R
Table 78
M0,
and
Option
Persist
Persist
Persist
Persist
Persist
Related parts for XC3S1000-4FG676C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 XC3S1000-4FTG256I |
SPARTAN-3A FPGA 1M STD 256-FTBGA | Xilinx Inc | |
 XC3S1000-4FGG456I |
SPARTAN-3A FPGA 1M STD 456-FBGA | Xilinx Inc |
|
 XC3S100E-4TQG144C |
IC SPARTAN-3E FPGA 100K 144-TQFP | Xilinx Inc |
|
|
XC3S100E-4TQG144I |
IC FPGA SPARTAN-3E 100K 144-TQFP | Xilinx Inc |
|
 XC3S1000-4FGG676I |
SPARTAN-3A FPGA 1M STD 676-FBGA | Xilinx Inc |
|
|
XC3S1000-4FT256I |
IC FPGA SPARTAN 3 256FTBGA | Xilinx Inc |
|
|
XC3S1000-4FG320C |
SEMI CONDUCTOR | Xilinx Inc |
|
|
XC3S1000-4FG456I |
FIELD PROGRAMMABLE GATE ARRAY | Xilinx Inc |
|
 XC3S100E-4VQG100C |
FIELD PROGRAMMER | Xilinx Inc |
|
|
XC3S1000-4FG456C |
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA | Xilinx Inc |
|
|
XC3S1000-4FG676I |
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA | Xilinx Inc |
|
 XC3S1000-4FGG456C |
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA | Xilinx Inc |
|
|
XC3S1000-4FT256C |
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA | Xilinx Inc |
|
|
XC3S1000-4FTG256C |
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA | Xilinx Inc |
|
|
XC3S100E-4VQG100I |
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP | Xilinx Inc |
|
